

# FEMTOCLOCKS™ CRYSTAL-TO-LVCMOS/ LVTTL FREQUENCY SYNTHESIZER

## ICS840004

## GENERAL DESCRIPTION



The ICS840004 is a 4 output LVCMOS/LVTTL Synthesizer optimized to generate Ethernet reference clock frequencies and is a member of the HiPerClocks™ family of high performance clock solutions from IDT. Using a 26.5625MHz, 18pF

parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F\_SEL1:0): 212.5MHz, 159.375MHz, 156.25MHz, 106.25MHz, and 53.125MHz. The ICS840004 uses IDT's 3<sup>rd</sup> generation low phase noise VCO technology and can achieve 1ps or lower typical random rms phase jitter, easily meeting Ethernet jitter requirements. The ICS840004 is packaged in a small 20-pin TSSOP package.

## **FEATURES**

- Four LVCMOS/LVTTL outputs,  $17\Omega$  typical output impedance
- Selectable crystal oscillator interface or LVCMOS single-ended input
- Supports the following input frequencies: 212.5MHz, 159.375MHz, 156.25MHz, 106.25MHz and 53.125MHz
- VCO range: 560MHz 700MHz
- RMS phase jitter @ 212.5MHz (637kHz 10MHz): 0.49ps typical, V<sub>DDO</sub> = 3.3V

Phase noise:


<u>Offset</u>	<u>Nois</u>	<u>se Power</u>
100Hz	88.8	dBc/Hz
1kHz	-109.0	dBc/Hz
10kHz	-116.1	dBc/Hz
100kHz	-117.5	dBc/Hz

- Full 3.3V or mixed 3.3V core/2.5V output supply mode
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


#### FREQUENCY SELECT FUNCTION TABLE

	Inputs					
Input Frequency (MHz)	F_SEL1	F_SEL0	M Divider Value	N Divider Value	M/N Ratio Value	Output Frequency Range (MHz)
26.5625	0	0	24	3	8	212.5
26.5625	0	1	24	4	6	159.375
26.5625	1	0	24	6	4	106.25
26.5625	1	1	24	12	2	53.125 (default)
26.04166	0	1	24	4	6	156.25

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



# ICS840004

20-Lead TSSOP

6.5mm x 4.4mm x 0.92mm package body

G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	F_SEL0	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
2, 9	nc	Unused		No connect.
3	nXTAL_SEL	Input	Pulldown	Selects between the crystal or REF_CLK inputs as the PLL reference source. When HIGH, selects REF_CLK. When LOW, selects XTAL inputs. LVCMOS/LVTTL interface levels.
4	REF_CLK	Input	Pulldown	Single-ended LVCMOS/LVTTL reference clock input.
5	OE	Input	Pullup	Output enable pin. When HIGH, the outputs are active. When LOW, the outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
6	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the otuputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
7	nPLL_SEL	Input	Pulldown	PLL Bypass. When LOW, the output is driven from the VCO output.  When HIGH, the PLL is bypassed and the output frequency = reference clock frequency/N output divider.  LVCMOS/LVTTL interface levels.
8	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
10	V <sub>DD</sub>	Power		Core supply pin.
11, 12	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_OUT is the output. XTAL_IN is the input.
13, 19	GND	Power		Power supply ground.
14, 15 17, 18	Q3, Q2, Q1, Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels. $17\Omega$ typical output impedance.
16	$V_{\scriptscriptstyle DDO}$	Power		Output supply pin.
20	F_SEL1	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance			8		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
В	Output Impadance	$V_{DDO} = 3.3V \pm 5\%$		17		Ω
R <sub>out</sub>	Output Impedance	$V_{DDO} = 2.5V \pm 5\%$		21		Ω

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_1$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DD}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  73.2°C/W (0 lfpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DDD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
	Output Cumply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				100	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

Table 3B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Vol	tage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volt	age		-0.3		0.8	V
	Input	OE, F_SEL0, F_SEL1,	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I <sub>IH</sub>	High Current	nPLL_SEL, MR, nXTAL_SEL, REF_CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
	Input	OE, F_SEL0, F_SEL1,	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
I	Low Current	nPLL_SEL, MR, nXTAL_SEL, REF_CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
	Output High Voltage; NOTE 1		$V_{DDO} = 3.3V \pm 5\%$	2.6			V
V <sub>OH</sub>			$V_{DDO} = 2.5V \pm 5\%$	1.8			V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	$V_{DDO} = 3.3V \text{ or } 2.5V \pm 5\%$			0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information, Output Load Test Circuit.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		23.3	26.5625	29.16	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 5A. AC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	186.67	212.5	226.66	MHz
f	Output Frequency	F_SEL[1:0] = 01	140	159.375	170	MHz
I <sub>OUT</sub>	Output Frequency	F_SEL[1:0] = 10	93.33	156.25	113.33	MHz
		F_SEL[1:0] = 11	46.67	106.25	56.66	MHz
tsk(o)	Output Skew; NOTE 1, 3				60	ps
	RMS Phase Jitter (Random); NOTE 2	212.5MHz (637kHz - 10MHz)		0.49		ps
		159.375MHz (637kHz - 10MHz)		0.55		ps
<i>t</i> jit(Ø)		156.25MHz (1.875MHz - 20MHz)		0.56		ps
	110122	106.25MHz (637kHz - 10MHz)		0.79		ps
		53.125MHz (637kHz - 10MHz)		0.65		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%	200		700	ps
		F_SEL[1:0] = 00	41		59	%
odc	Output Duty Cycle	F_SEL[1:0] = 01	43		57	%
		F_SEL[1:0] = 10 or 11	48		52	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

 $\textbf{TABLE 5B. AC CHARACTERISTICS, V}_{DD} = V_{DDA} = 3.3V \pm 5\%, V_{DDO} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, TA = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	186.67	212.5	226.66	MHz
f	Output Frequency	F_SEL[1:0] = 01	140	159.375	170	MHz
I <sub>OUT</sub>	Output Frequency	F_SEL[1:0] = 10	93.33	156.25	113.33	MHz
		F_SEL[1:0] = 11	46.67	106.25	56.66	MHz
tsk(o)	Output Skew; NOTE 1, 3				60	ps
	RMS Phase Jitter (Random); NOTE 2	212.5MHz (637kHz - 10MHz)		0.46		ps
		159.375MHz (637kHz - 10MHz)		0.54		ps
<i>t</i> jit(Ø)		156.25MHz (1.875MHz - 20MHz)		0.57		ps
		106.25MHz (637kHz - 10MHz)		0.73		ps
		53.125MHz (637kHz - 10MHz)		0.63		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
		F_SEL[1:0] = 00	42		58	%
odc	Output Duty Cycle	F_SEL[1:0] = 01	44		56	%
		F_SEL[1:0] = 10 or 11	48		52	%


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{DDO}/2$ .


NOTE 2: Please refer to the Phase Noise Plot.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.





## Typical Phase Noise at 106.25MHz @3.3V





10k

Phase Noise Result by adding

100k


**OFFSET FREQUENCY (Hz)** 

Fibre Channel Filter to raw data

1M

10M

100M



-170

-180


-190


10

100

1k


# PARAMETER MEASUREMENT INFORMATION






## 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


3.3V Core/2.5V OUTPUT LOAD AC TEST CIRCUIT






## RMS PHASE JITTER

## **OUTPUT SKEW**





#### **OUTPUT RISE/FALL TIME**

#### **OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD**

# APPLICATION INFORMATION

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840004 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD},\,V_{\rm DDA},\,$  and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm DDA}$ .




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS840004 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using a 26.5625MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

### CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### REF\_CLK INPUT:

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the REF\_CLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

#### LAYOUT GUIDELINE

Figure 4 shows a schematic example of the ICS840004. An example of LVCMOS termination is shown in this schematic. Additional LVCMOS termination approaches are shown in the LVCMOS Termination Application Note. In this example, an 18pF parallel resonant 26.5625MHz crystal is used. The C1=22pF

and C2=22pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.  $1k\Omega$  pullup or pulldown resistors can be used for the logic control input pins.




FIGURE 4. ICS840004 SCHEMATIC EXAMPLE

# RELIABILITY INFORMATION

# Table 6. $\theta_{_{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

# $\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Laver PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS840004 is: 3796

#### PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWDOL	MIN	MAX
N	2	0
A		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	6.40	6.60
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
840004AG	ICS840004AG	20 Lead TSSOP	tube	0°C to 70°C
840004AGT	ICS840004AG	20 Lead TSSOP	2500 tape & reel	0°C to 70°C
840004AGLF	ICS840004AGL	20 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
840004AGLFT	ICS840004AGL	20 Lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
В	T4	3	Crystal Table - added Frequency min/max values.	8/16/06
В	T8	14	Removed IDT from orderable part number	2/25/09

# Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

