

DM9368

7-Segment Decoder/Driver/Latch with Constant Current Source Outputs


General Description

The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits to drive common cathode type LED displays directly.


Ordering Code:

Order Number	Package Number	Package Description
DM9638N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram



Logic Symbol



V_{CC} = Pin 16
GND = PIN 8

Pin Descriptions

Pin Name	Description
A0–A3	Address (Data) Inputs
$\overline{RBO}$	Ripple Blanking Output (Active LOW)
$\overline{RBI}$	Ripple Blanking Input (Active LOW)
a–g	Segment Drivers-Outputs
$\overline{LE}$	Latch Enable Input (Active LOW)

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

Truth Table

BINARY STATE	INPUTS						OUTPUTS								DISPLAY	
	$\overline{\text{LE}}$	$\overline{\text{RBI}}$	A3	A2	A1	A0	a	b	c	d	e	f	g	$\overline{\text{RBO}}$		
—	H	*	X	X	X	X	← STABLE →								H	STABLE BLANK
0	L	L	L	L	L	L	L	L	L	L	L	L	L	L	0	
0	L	H	L	L	L	L	H	H	H	H	H	H	L	H	1	
1	L	X	L	L	L	H	L	H	H	L	L	L	L	H	2	
2	L	X	L	L	H	L	H	H	L	H	H	L	H	H	3	
3	L	X	L	L	H	H	H	H	H	H	L	L	H	H	4	
4	L	X	L	H	L	L	L	H	L	L	L	H	H	H	5	
5	L	X	L	H	L	H	H	L	H	H	L	H	H	H	6	
6	L	X	L	H	H	L	H	L	H	H	H	H	H	H	7	
7	L	X	L	H	H	H	H	H	H	L	L	L	L	H	8	
8	L	X	H	L	L	L	H	H	H	H	H	H	H	H	9	
9	L	X	H	L	L	H	H	H	H	L	L	H	H	H	A	
10	L	X	H	L	H	L	H	H	H	L	H	H	H	H	b	
11	L	X	H	L	H	H	L	L	H	H	H	H	H	H	c	
12	L	X	H	H	L	L	H	L	L	H	H	H	L	H	d	
13	L	X	H	H	L	H	L	H	H	H	H	L	H	H	e	
14	L	X	H	H	H	L	H	L	L	H	H	H	H	H	f	
15	L	X	H	H	H	H	H	L	L	L	H	H	H	H	g	
X	X	X	X	X	X	X	L	L	L	L	L	L	L	L**	BLANK	

*The $\overline{\text{RBI}}$ will blank the display only if a binary zero is stored in the latches.

*The $\overline{\text{RBO}}$ used as an input overrides all other input conditions.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



Functional Description

The DM9368 is a 7-segment decoder driver designed to drive 7-segment common cathode LED displays. The DM9368 drives any common cathode LED display rated at a nominal 20 mA at 1.7V per segment without need for current limiting resistors.

This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" thru "9" and alpha codes "A" through "F" using upper and lower case fonts.


Latches on the four data inputs are controlled by an active LOW latch enable $\overline{\text{LE}}$. When the $\overline{\text{LE}}$ is LOW, the state of the outputs is determined by the input data. When the $\overline{\text{LE}}$ goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The $\overline{\text{LE}}$ pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the DM9368 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

Another feature of the DM9368 is that the unit loading on the data inputs is very low ($\sim 100 \mu\text{A}$ Max) when the latch enable is HIGH. This allows DM9368s to be driven from an


MOS device in multiplex mode without the need for drivers on the data lines.

The DM9368 also has provision for automatic blanking of the leading and/or trailing edge zeros in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an eight digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output ($\overline{\text{RBO}}$) of a decoder to the Ripple Blanking Input ($\overline{\text{RBI}}$) of the next lower stage device. The most significant decoder stage should have the $\overline{\text{RBI}}$ input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the $\overline{\text{RBI}}$ input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing edge zeros. The $\overline{\text{RBO}}$ terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.


Logic Diagram




Numerical Designations



Parallel Data Display System with Ripply Blanking



Display Demultiplexing System with Ripple Blanking



Note: Digit address data must be non-overlapping. Standard TTL decoders like the 9301, 9311, 7442 or 74155 must be strobed, since the address decoding glitches could cause erroneous data to be strobed into the latches.

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current		–80		μA
I _{OL}	LOW Level Output Current RBO			3.2	mA
T _A	Free Air Operating Temperature	0		70	°C
t _S (H)	Setup Time HIGH A _n to $\overline{\text{LE}}$	30			ns
t _H (H)	Hold Time HIGH A _n to $\overline{\text{LE}}$	0			ns
t _S (L)	Setup Time LOW A _n to $\overline{\text{LE}}$	20			ns
t _H (L)	Hold Time LOW A _n to $\overline{\text{LE}}$	0			ns
t _W (L)	$\overline{\text{LE}}$ Pulse Width LOW	45			ns
I _{OH}	Segment Output HIGH Current	–16		–22	mA
I _{OL}	Segment Output LOW Current	–250		250	μA

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = –12 mA			–1.5	V
V _{OH}	HIGH Level Output Voltage	V _{CC} = Min, I _{OH} = Max, V _{IL} = Max	2.4	3.4		V
V _{OL}	LOW Level Output Voltage	V _{CC} = Min, I _{OL} = Max, V _{IH} = Min		0.2	0.4	V
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA
I _{IH}	HIGH Level Input Current	V _{CC} = Max, V _I = 2.4V			40	μA
I _{IL}	LOW Level Input Current	V _{CC} = Max, V _I = 0.4V			–1.6	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 3)	–18		–57	mA
I _{CC}	Supply Current	V _{CC} = Max, Outputs OPEN, Data & Latch Inputs = 0V			67	mA

Note 2: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 3: Not more than one output should be shorted at a time.

Switching Characteristics

V_{CC} = 5.0V, T_A = 25°C

Symbol	Parameter	C _L = 15 pF, R _L = 100Ω		Units
		Min	Max	
t _{PLH}	Propagation Delay A _n to a–g		50	ns
t _{PHL}			75	
t _{PLH}	Propagation Delay $\overline{\text{LE}}$ to a–g		70	ns
t _{PHL}			90	

Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com