## INTEGRATED CIRCUITS

## DATA SHEET

## **74LVC74A**

Dual D-type flip-flop with set and reset; positive-edge trigger

Product specification Supersedes data of 2002 Jun 18 2003 May 26





## Dual D-type flip-flop with set and reset; positive-edge trigger

**74LVC74A** 

### **FEATURES**

- 5 V tolerant inputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- CMOS low power consumption
- · Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- Complies with JEDEC standard no. 8-1A
- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 to +85 °C and -40 to +125 °C.

### DESCRIPTION

The 74LVC74A is a high-performance, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVC74A is a dual positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set ( $\overline{S}D$ ) and ( $\overline{R}D$ ) inputs, and complementary Q and  $\overline{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall times.

## **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f \le 2.5 \, \text{ns}$ .

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay			
	nCP to nQ, $n\overline{Q}$	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.5	ns
	$n\overline{S}D$ to $nQ$ , $n\overline{Q}$	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.5	ns
	$n\overline{R}D$ to $nQ$ , $n\overline{Q}$	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.5	ns
f <sub>max</sub>	maximum clock frequency	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	250	MHz
Cı	input capacitance		4.0	pF
C <sub>PD</sub>	power dissipation capacitance per gate	V <sub>CC</sub> = 3.3 V; notes 1 and 2	15	pF

2

### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_0$  = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

## **FUNCTION TABLES**

## Table 1 See note 1.

INPUT				OUT	PUT
nSD	nRD	nCP	nD	nQ	nQ
L	Н	Х	Х	Н	L
Н	L	Х	X	L	Н
L	L	X	Х	Н	Н

## Table 2 See note 1.

	INPUT				PUT
nSD	nRD	nCP	nD	nQ <sub>n+1</sub>	nQ <sub>n+1</sub>
Н	Н	1	L	L	Н
Н	Н	1	Н	Н	L

## Note to Tables 1 and 2

- 1. H = HIGH voltage level;
  - a) L = LOW voltage level;
  - b) X = don't care;
  - c)  $\uparrow$  = LOW-to-HIGH CP transition;
  - d)  $Q_{n+1}$  = state after the next LOW-to-HIGH CP transition.

## **ORDERING INFORMATION**


TYPE NUMBER	TEMPERATURE RANGE		PAC	KAGE	
I TPE NUMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE
74LVC74AD	−40 to +125 °C	14	SO14	plastic	SOT108-1
74LVC74ADB	−40 to +125 °C	14	SSOP14	plastic	SOT337-1
74LVC74APW	−40 to +125 °C	14	TSSOP14	plastic	SOT402-1
74LVC74ABQ	–40 to +125 °C	14	DHVQFN14	plastic	SOT762-1


## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

## **PINNING**


PIN	SYMBOL	DESCRIPTION
1	1RD	asynchronous reset-direct input (active LOW)
2	1D	data input
3	1CP	clock input (LOW-to-HIGH, edge-triggered)
4	1SD	asynchronous set-direct input (active LOW)
5	1Q	true flip-flop output
6	1Q	complement flip-flop output
7	GND	ground (0 V)
8	2Q	complement flip-flop output
9	2Q	true flip-flop output
10	2SD	asynchronous set-direct input (active LOW)
11	2CP	clock input (LOW-to-HIGH, edge-triggered)
12	2D	data input
13	2RD	asynchronous reset-direct input (active LOW)
14	V <sub>CC</sub>	supply voltage







## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A








5

2003 May 26

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A



## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage	for maximum speed performance	2.7	3.6	V
		for low-voltage applications	1.2	3.6	V
VI	input voltage		0	5.5	V
Vo	output voltage		0	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times	V <sub>CC</sub> = 1.2 to 2.7 V	0	20	ns/V
		V <sub>CC</sub> = 2.7 to 3.6 V	0	10	ns/V

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input diode current	V <sub>I</sub> < 0	_	-50	mA
VI	input voltage	note 1	-0.5	+6.5	V
I <sub>OK</sub>	output diode current	$V_O > V_{CC}$ or $V_O < 0$	_	±50	mA
Vo	output voltage	note 1	-0.5	V <sub>CC</sub> + 0.5	V
Io	output source or sink current	$V_O = 0$ to $V_{CC}$	_	±50	mA
$I_{CC}$ , $I_{GND}$	V <sub>CC</sub> or GND current		_	±100	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	power dissipation per package	$T_{amb} = -40 \text{ to } +125 ^{\circ}\text{C}; \text{ note } 2$	_	500	mW

### **Notes**

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO14 packages: above 70  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 8 mW/K.
  - a) For (T)SSOP14 packages: above 60  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.
  - b) For DHVQFN14 packages: above 60  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 4.5 mW/K.

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

## **DC CHARACTERISTICS**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

OVMDOL	DADAMETED	TEST COND	ITIONS		TVD (1)	MAY	
SYMBOL	PARAMETER	OTHER	V <sub>CC</sub> (V)		TYP. <sup>(1)</sup>	MAX.	UNIT
T <sub>amb</sub> = -40	to +85 °C						
V <sub>IH</sub>	HIGH-level input		1.2	V <sub>CC</sub>	-	_	V
	voltage		2.7 to 3.6	2.0	Ī-	_	V
V <sub>IL</sub>	LOW-level input		1.2	_	-	0	V
	voltage		2.7 to 3.6	_	Ī-	0.8	V
V <sub>OH</sub>	HIGH-level output	$V_I = V_{IH}$ or $V_{IL}$ ;					
	voltage	$I_{O} = -100  \mu A$	2.7 to 3.6	V <sub>CC</sub> - 0.2	_	_	V
		$I_{O} = -12 \text{ mA}$	2.7	$V_{CC} - 0.5$	_	_	V
		$I_{O} = -18 \text{ mA}$	3.0	V <sub>CC</sub> - 0.6	_	_	V
		$I_{O} = -24 \text{ mA}$	3.0	V <sub>CC</sub> – 0.8	_	_	V
V <sub>OL</sub>	LOW-level output	$V_I = V_{IH}$ or $V_{IL}$ ;					
	voltage	$I_{O} = -100  \mu A$	2.7 to 3.6	_	_	0.2	V
		$I_0 = -12 \text{ mA}$	2.7	_	_	0.4	V
		$I_{O} = -24 \text{ mA}$	3.0	_	_	0.55	V
lu	input leakage current	$V_I = 5.5 \text{ V or GND}$	3.6	_	±0.1	±5	μΑ
lcc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	0.1	10	μА
Δl <sub>CC</sub>	additional quiescent supply current per input pin	$V_1 = V_{CC} - 0.6V;$ $I_O = 0$	2.7 to 3.6	-	5	500	μА

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

OVMDOL	DADAMETER	TEST COND	ITIONS	B. GINI	TVD (1)	MAY	
SYMBOL	PARAMETER	OTHER	V <sub>CC</sub> (V)	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
T <sub>amb</sub> = -40 1	to +125 °C						
V <sub>IH</sub>	HIGH-level input		1.2	V <sub>CC</sub>	_	_	V
	voltage		2.7 to 3.6	2.0	_	_	V
V <sub>IL</sub>	LOW-level input		1.2	_	_	0	V
	voltage		2.7 to 3.6	_	_	0.8	V
V <sub>OH</sub>	HIGH-level output	$V_I = V_{IH} \text{ or } V_{IL};$					
	voltage	$I_{O} = -100  \mu A$	2.7 to 3.6	$V_{CC} - 0.3$	_	_	V
		$I_{O} = -12 \text{ mA}$	2.7	V <sub>CC</sub> - 0.65	_	_	V
		$I_{O} = -18 \text{ mA}$	3.0	V <sub>CC</sub> - 0.75	_	_	V
		$I_{O} = -24 \text{ mA}$	3.0	V <sub>CC</sub> – 1.0	_	_	V
V <sub>OL</sub>	LOW-level output	$V_I = V_{IH} \text{ or } V_{IL};$					
	voltage	$I_{O} = -100 \mu\text{A}$	2.7 to 3.6	_	_	0.3	V
		$I_{O} = -12 \text{ mA}$	2.7	_	_	0.6	V
		$I_{O} = -24 \text{ mA}$	3.0	_	_	0.8	V
ILI	input leakage current	$V_I = 5.5 \text{ V or GND}$	3.6	_	_	±20	μΑ
I <sub>CC</sub>	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	_	40	μΑ
Δl <sub>CC</sub>	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6V;$ $I_{O} = 0$	2.7 to 3.6	_	_	5000	μΑ

## Note

<sup>1.</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

## AC CHARACTERISTICS

 $GND = 0 \ V; \ t_r = t_f \leq 2.5 \ ns.$ 

CVMDOL	DADAMETED	TEST COND	ITIONS	NAIN!	TVD (1)	MAY	LINUT
SYMBOL	PARAMETER	WAVEFORMS	V <sub>CC</sub> (V)	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
T <sub>amb</sub> = -40	to +85 °C			•			•
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, nQ	see Figs 7 and 9	1.2	_	15	_	ns
			2.7	1.0	2.7	6.0	ns
			3.0 to 3.6	1.0	2.5(2)	5.2	ns
	propagation delay nSD to nQ, nQ	see Figs 8 and 9	1.2	_	15	_	ns
			2.7	1.0	3.2	6.4	ns
			3.0 to 3.6	1.0	2.5(2)	5.4	ns
	propagation delay nRD to nQ, nQ	see Figs 8 and 9	1.2	_	15	_	ns
			2.7	1.0	3.2	6.4	ns
			3.0 to 3.6	1.0	2.5(2)	5.4	ns
t <sub>W</sub>	clock pulse width HIGH or LOW	see Figs 7 and 9	2.7	3.3	_	_	ns
			3.0 to 3.6	3.3	1.3	_	ns
	set or reset pulse width LOW	see Figs 8 and 9	2.7	3.3	_	_	ns
			3.0 to 3.6	3.3	1.7 <sup>(2)</sup>	_	ns
t <sub>rem</sub>	removal time set or reset	see Figs 8 and 9	2.7	1.5	_	_	ns
			3.0 to 3.6	1.0	-3.0(2)	_	ns
t <sub>su</sub>	set-up time nD to nCP	see Figs 7 and 9	2.7	2.2	_	_	ns
			3.0 to 3.6	2.0	0.8(2)	_	ns
t <sub>h</sub>	hold time nD to nCP	see Figs 7 and 9	2.7	1.0	_	_	ns
			3.0 to 3.6	0.0	-0.7(2)	_	ns
f <sub>max</sub>	maximum clock pulse frequency	see Figs 7 and 9	2.7	83	_	_	MHz
			3.0 to 3.6	150	250(2)	_	MHz
t <sub>sk(0)</sub>	skew	note 3	3.0 to 3.6	_	_	1.0	ns

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

0)/44001	PARAMETER	TEST COND	TEST CONDITIONS		TVD (1)	B4 A W	
SYMBOL		WAVEFORMS	V <sub>CC</sub> (V)	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
T <sub>amb</sub> = -40	to +125 °C						
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, nQ	see Figs 7 and 9	1.2	_	_	_	ns
			2.7	1.0	_	7.5	ns
			3.0 to 3.6	1.0	_	6.5	ns
	propagation delay $n\overline{S}D$ to $nQ$ , $n\overline{Q}$	see Figs 8 and 9	1.2	_	_	_	ns
			2.7	1.0	_	8.0	ns
			3.0 to 3.6	1.0	_	7.0	ns
	propagation delay nRD to nQ, nQ	see Figs 8 and 9	1.2	_	_	_	ns
			2.7	1.0	_	8.0	ns
			3.0 to 3.6	1.0	_	7.0	ns
t <sub>W</sub>	clock pulse width HIGH or LOW	see Figs 7 and 9	2.7	4.5	_	_	ns
			3.0 to 3.6	4.5	_	_	ns
	set or reset pulse width LOW	see Figs 8 and 9	2.7	4.5	_	_	ns
			3.0 to 3.6	4.5	_	_	ns
t <sub>rem</sub>	removal time set or reset	see Figs 8 and 9	2.7	1.0	_	_	ns
			3.0 to 3.6	1.0	_	_	ns
t <sub>su</sub>	set-up time nD to nCP	see Figs 7 and 9	2.7	2.2	_	_	ns
			3.0 to 3.6	2.0	_	_	ns
t <sub>h</sub>	hold time nD to nCP	see Figs 7 and 9	2.7	1.0	_	_	ns
			3.0 to 3.6	0.0	_	_	ns
f <sub>max</sub>	maximum clock pulse frequency	see Figs 7 and 9	2.7	66	_	-	MHz
			3.0 to 3.6	120	_	-	MHz
t <sub>sk(0)</sub>	skew	note 3	3.0 to 3.6	_	_	1.5	ns


### **Notes**

- 1. All typical values are measured at  $T_{amb}$  = 25 °C.
- 2. Typical values are measured at  $V_{CC}$  = 3.3 V.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

## Dual D-type flip-flop with set and reset; positive-edge trigger

**74LVC74A** 

### **AC WAVEFORMS**



The shaded areas indicate when the input is permitted to change for predictable output performance

 $V_{M}$  = 1.5 V at  $V_{CC} \geq$  2.7 V;


 $V_M = 0.5 V_{CC}$  at  $V_{CC} < 2.7 V$ ;

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage drop that occur with the output load.

Fig.7 The clock input (nCP) to output (nQ,  $n\overline{Q}$ ) propagation delays, the clock pulse width, the nD to nCP set-up, the nCP to nD hold times and the maximum clock pulse frequency.

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A




 $\rm V_{OL}$  and  $\rm V_{OH}$  are typical output voltage drop that occur with the output load.

The set  $(n\overline{S}D)$  and reset  $(n\overline{R}D)$  input to output  $(nQ, n\overline{Q})$  propagation delays, the set and reset pulse widths and the nRD to nCP removal time.

2003 May 26 13

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A



V <sub>CC</sub>	VI	t <sub>PLH</sub> /t <sub>PHL</sub>
1.2 V	$V_{CC}$	open
2.7 V	2.7 V	open
3.0 to 3.6 V	2.7 V	open

Definitions for test circuits:

 $R_L$  = Load resistor.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

Fig.9 Load circuitry for switching times.


## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

## **PACKAGE OUTLINES**

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012			<del>99-12-27</del> 03-02-19	

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



						-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT337-1		MO-150			<del>99-12-27</del> 03-02-19	


2003 May 26 16

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



						-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

### Notes


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT402-1		MO-153				<del>99-12-27</del> 03-02-18	

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1



## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

### **SOLDERING**

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all the BGA packages
  - for packages with a thickness ≥ 2.5 mm
  - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm<sup>3</sup> so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

## Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD					
PACKAGE	WAVE	REFLOW <sup>(2)</sup>				
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable				
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable				
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable				
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable				
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>(6)</sup>	suitable				

#### **Notes**

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

## Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

### **DATA SHEET STATUS**

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

### **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### **DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

**NOTES** 

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

**NOTES** 

## Philips Semiconductors – a worldwide company

### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/04/pp24

Date of release: 2003 May 26

Document order number: 9397 750 10534

Let's make things better.

Philips Semiconductors



