

2N5452-2N5454 Monolithic Dual N-Channel JFET

FEATURES

- Offset Voltage 5 mV
- Drift $5 \mu\text{V}/^\circ\text{C}$
- Low Capacitance
- Low Output Conductance — $1 \mu\text{mho}$ Max

GENERAL DESCRIPTION

Matched FET pairs for differential amplifiers. This family of general purpose FETs is characterized for low and medium frequency differential amplifier applications requiring low drift and low offset voltage.

ABSOLUTE MAXIMUM RATINGS

@ 25°C (unless otherwise noted)

Maximum Temperatures	
Storage Temperature	-65°C to $+200^\circ\text{C}$
Operating Junction Temperature	$+150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec. time limit)	$+300^\circ\text{C}$
Maximum Power Dissipation	
Device Dissipation @ 85°C Free Air Temperature	
One Side	250 mW
Both Sides	500 mW
Linear Derating	
One Side	$2.86 \text{ mW}/^\circ\text{C}$
Both Sides	$4.3 \text{ mW}/^\circ\text{C}$


Maximum Voltages & Currents

V_{GS} Gate to Source Voltage	-50 V
V_{GD} Gate to Drain Voltage	-50 V

ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)


PARAMETER		2N5452		2N5453		2N5454		UNITS	TEST CONDITIONS	
		MIN	MAX	MIN	MAX	MIN	MAX			
I_{GSS}	Gate Reverse Current							pA	$V_{GS} = -30 \text{ V}, V_{DS} = 0$	$T_A = 150^\circ\text{C}$
		-100		-100		-100				
			-200		-200		-200	nA		
BV_{GSS}	Gate-Source Breakdown Voltage	-50		-50		-50			$V_{DS} = 0, I_G = -1 \mu\text{A}$	
$V_{GS(off)}$	Gate-Source Cutoff Voltage	-1	-4.5	-1	-4.5	-1	-4.5	V	$V_{DS} = 20 \text{ V}, I_D = 1 \text{ nA}$	
V_{GS}	Gate-Source Voltage	-0.2	-4.2	-0.2	-4.2	-0.2	-4.2		$V_{DS} = 20 \text{ V}, I_D = 50 \mu\text{A}$	
$V_{GS(f)}$	Gate-Source Forward Voltage		2		2		2		$V_{DS} = 0, I_G = 1 \text{ mA}$	
I_{DSS}	Saturation Drain Current	0.5	5.0	0.5	5.0	0.5	5.0	mA	$V_{DS} = 20 \text{ V}, V_{GS} = 0$	
g_{fs}	Common-Source Forward Transconductance	1000	3000	1000	3000	1000	3000	μmho	$V_{DS} = 20 \text{ V}, V_{GS} = 0$	$f = 1 \text{ kHz}$
		1000		1000		1000				$f = 100 \text{ MHz}$
g_{os}	Common-Source Output Conductance		3.0		3.0		3.0		$V_{DS} = 20 \text{ V}, I_D = 200 \mu\text{A}$	$f = 1 \text{ kHz}$
			1.0		1.0		1.0			
C_{iss}	Common-Source Input Capacitance		4.0		4.0		4.0		$V_{DS} = 20 \text{ V}, V_{GS} = 0$	$f = 1 \text{ MHz}$
C_{rss}	Common-Source Reverse Transfer Capacitance		1.2		1.2		1.2	pF	$V_{DG} = 10 \text{ V}, I_S = 0$	
C_{dgo}	Drain-Gate Capacitance		1.5		1.5		1.5			
$\bar{e}_n$	Equivalent Short Circuit Input Noise Voltage		20		20		20	$\frac{\text{nV}}{\sqrt{\text{Hz}}}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0$	$f = 1 \text{ kHz}$
NF	Common-Source Spot Noise Figure		0.5		0.5		0.5	dB	$V_{DS} = 20 \text{ V}, V_{GS} = 0$ $R_G = 10 \text{ M}\Omega$	$f = 100 \text{ Hz}$
I_{DSS1}/I_{DSS2}	Drain Saturation Current Ratio	0.95	1.0	0.95	1.0	0.95	1.0		$V_{DS} = 20 \text{ V}, V_{GS} = 0$	
$ V_{GS1} - V_{GS2} $	Differential Gate-Source Voltage		5.0		10.0		15.0		$V_{DS} = 20 \text{ V}, I_D = 200 \mu\text{A}$	$T = 25^\circ\text{C}$ to -55°C $T = 25^\circ\text{C}$ to $+125^\circ\text{C}$
$\Delta V_{GS1} - V_{GS2} $	Gate-Source Voltage Differential Change with Temperature		0.4		0.8		2.0	mV		
			0.5		1.0		2.5			
g_{fs1}/g_{fs2}	Transconductance Ratio	0.97	1.0	0.97	1.0	0.95	1.0			
$ g_{os1} - g_{os2} $	Differential Output Conductance		0.25		0.25		0.25	μmhos		$f = 1 \text{ kHz}$

PIN CONFIGURATION



CHIP TOPOGRAPHY

6017



ORDERING INFORMATION

TO-71	WAFER	DICE
2N5452	2N5452/W	2N5452/D
2N5453	2N5453/W	2N5453/D
2N5454	2N5454/W	2N5454/D