

Status: **Active**

- Specifications
- Product Options
- Technical Support
- Contact Sales

Differential-to-LVPECL Fanout Buffer with Divider and Glitchless Switch

Features

- Eight differential LVPECL output pairs Each output has individual synchronous output enable
- Two selectable differential CLK_x, nCLK_x input pairs
- CLK_x, nCLK_x pairs can accept the following differential input levels: LVPECL, LVDS, SSTL
- Maximum output frequency: 700MHz
- Independent bank control for ± 1 or ± 2 operation
- Glitchless output behavior during input switch
- Output skew: TBD
- Bank skew: TBD
- Full 3.3V or 2.5V supply modes
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

ADDITIVE PHASE JITTER RMS (PS)	OUTPUT SKEW (PS)	CORE VOLTAGE (V)	INPUTS (#)	INPUT SIGNAL	INPUT FREQ (MHZ)	OUTPUT VOLTAGE (V)	OUTPUTS (#)	OUTPUT TYPE	OUTPUT FREQ RANGE (MHZ)
		2.5, 3.3	2	SSTL, LVDS, LVPECL	0.000000 - 700.000000	2.5, 3.3	8	LVPECL	0.000000 - 700.000000

ORDERABLE PART ID	PART STATUS	PKG. CODE	PKG. TYPE	LEAD COUNT (#)	TEMP. GRADE	PB (LEAD) FREE	ORDER
853S1208AYILF	Active	DXG48	PTQFP	48	I	Y	Check Inventory

There are no public documents available for this product. [Click here to request documentation.](#)

CONTACT SALES OFFICE ▶