

Analog Multiplexers/ Demultiplexers

High-Performance Silicon-Gate CMOS

MC74HC4051A, MC74HC4052A, MC74HC4053A

The MC74HC4051A, MC74HC4052A and MC74HC4053A utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The HC4051A, HC4052A and HC4053A are identical in pinout to the metal-gate MC14051AB, MC14052AB and MC14053AB. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors they are compatible with LSTTL outputs.


These devices have been designed so that the ON resistance (R_{on}) is more linear over input voltage than R_{on} of metal-gate CMOS analog switches.

For a multiplexer/demultiplexer with injection current protection, see HC4851A and HC4852A.


Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V_{CC} – V_{EE}) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range (V_{CC} – GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal-Gate Counterparts
- Low Noise
- In Compliance with the Requirements of JEDEC Standard No. 7A
- Chip Complexity: HC4051A – 184 FETs or 46 Equivalent Gates
HC4052A – 168 FETs or 42 Equivalent Gates
HC4053A – 156 FETs or 39 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR-Free and are RoHS Compliant

This document contains information on some products that are still under development.
onsemi reserves the right to change or discontinue these products without notice.



MARKING DIAGRAMS



x = 1, 2 or 3
 A = Assembly Location
 WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G or □ = Pb-Free Package
 (Note: Microdot may be in either location)

ORDERING INFORMATION


See detailed ordering and shipping information on page 13 of this data sheet.

NOTE: Some of the devices on this data sheet have been DISCONTINUED. Please refer to the table on page 13.

MC74HC4051A, MC74HC4052A, MC74HC4053A

LOGIC DIAGRAM MC74HC4051A

Single-Pole, 8-Position Plus Common Off




FUNCTION TABLE – MC74HC4051A

Control Inputs			ON Channels
Enable	C	B	
L	L	L	X0
L	L	H	X1
L	L	L	X2
L	L	H	X3
L	H	L	X4
L	H	L	X5
L	H	H	X6
L	H	H	X7
H	X	X	X
			NONE


X = Don't Care

Pinout: MC74HC4051A (Top View)



LOGIC DIAGRAM MC74HC4052A

Double-Pole, 4-Position Plus Common Off




FUNCTION TABLE – MC74HC4052A

Control Inputs			ON Channels
Enable	B	A	
L	L	L	Y0 X0
L	L	H	Y1 X1
L	H	L	Y2 X2
L	H	H	Y3 X3
H	X	X	X
			NONE

X = Don't Care


Pinout: MC74HC4052A (Top View)



MC74HC4051A, MC74HC4052A, MC74HC4053A

FUNCTION TABLE – MC74HC4053A

LOGIC DIAGRAM MC74HC4053A Triple Single-Pole, Double-Position Plus Common Off




NOTE: This device allows independent control of each switch. Channel-Select Input A controls the X-Switch, Input B controls the Y-Switch and Input C controls the Z-Switch

Enable	Control Inputs			ON Channels		
	C	B	A	Z0	Y0	X0
L	L	L	L	Z0	Y0	X0
L	L	L	H	Z0	Y0	X1
L	L	H	L	Z0	Y1	X0
L	L	H	H	Z0	Y1	X1
L	H	L	L	Z1	Y0	X0
L	H	L	H	Z1	Y0	X1
L	H	H	L	Z1	Y1	X0
L	H	H	H	Z1	Y1	X1
H	X	X	X	NONE		

X = Don't Care

Pinout: MC74HC4053A (Top View)



MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Referenced to GND) (Referenced to V _{EE})	-0.5 to +7.0 -0.5 to +14.0	V
V _{EE}	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +5.0	V
V _{IS}	Analog Input Voltage	V _{EE} - 0.5 to V _{CC} + 0.5	V
V _{in}	Digital Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
I	DC Current, Into or Out of Any Pin	±25	mA
P _D	Power Dissipation in Still Air, SOIC Package TSSOP Package	500 450	mW
T _{stg}	Storage Temperature Range	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

MC74HC4051A, MC74HC4052A, MC74HC4053A

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V_{CC}	Positive DC Supply Voltage (Referenced to GND) (Referenced to V_{EE})	2.0 2.0	6.0 12.0	V	
V_{EE}	Negative DC Supply Voltage, Output (Referenced to GND)	-6.0	GND	V	
V_{IS}	Analog Input Voltage	V_{EE}	V_{CC}	V	
V_{in}	Digital Input Voltage (Referenced to GND)	GND	V_{CC}	V	
V_{IO}^*	Static or Dynamic Voltage Across Switch		1.2	V	
T_A	Operating Temperature Range, All Package Types	-55	+125	°C	
t_r, t_f	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 2.0\text{ V}$ $V_{CC} = 3.0\text{ V}$ $V_{CC} = 4.5\text{ V}$ $V_{CC} = 6.0\text{ V}$	0 0 0 0	1000 600 500 400	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

*For voltage drops across switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND) $V_{EE} = \text{GND}$, Except Where Noted

Symbol	Parameter	Condition	V_{CC} V	Guaranteed Limit			Unit
				-55 to 25 °C	≤85 °C	≤125 °C	
V_{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	$R_{on} = \text{Per Spec}$	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V_{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	$R_{on} = \text{Per Spec}$	2.0 3.0 4.5 6.0	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	0.5 0.9 1.35 1.8	V
I_{in}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{in} = V_{CC}$ or GND, $V_{EE} = -6.0\text{ V}$	6.0	± 0.1	± 1.0	± 1.0	μA
I_{CC}	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and $V_{IS} = V_{CC}$ or GND; $V_{EE} = \text{GND}$ $V_{IO} = 0\text{ V}$ $V_{EE} = -6.0$	6.0 6.0	1 4	10 40	20 80	μA

MC74HC4051A, MC74HC4052A, MC74HC4053A

DC CHARACTERISTICS — Analog Section

Symbol	Parameter	Condition	V _{CC}	V _{EE}	Guaranteed Limit			Unit
					-55 to 25 °C	≤85 °C	≤125 °C	
R _{on}	Maximum “ON” Resistance	V _{in} = V _{IL} or V _{IH} ; V _{IS} = V _{CC} to V _{EE} ; I _S ≤ 2.0 mA (Figures 1, 2)	4.5	0.0	190	240	280	Ω
			4.5	-4.5	120	150	170	
ΔR _{on}	Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package	V _{in} = V _{IL} or V _{IH} ; V _{IS} = 1/2 (V _{CC} - V _{EE}); I _S ≤ 2.0 mA (Figures 1, 2)	4.5	0.0	150	190	230	Ω
			4.5	-4.5	100	125	140	
I _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} - V _{EE} ; Switch Off (Figure 3)	6.0	-6.0	0.1	0.5	1.0	μA
			6.0	-6.0	10	12	14	
I _{on}	Maximum On-Channel HC4051A Leakage Current, HC4052A Common Channel HC4053A	V _{in} = V _{IL} or V _{IH} ; V _{IO} = V _{CC} - V _{EE} ; Switch Off (Figure 4)	6.0	-6.0	0.2	2.0	4.0	μA
			6.0	-6.0	0.1	1.0	2.0	
			6.0	-6.0	0.1	1.0	2.0	

AC CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

Symbol	Parameter	V _{CC} V	Guaranteed Limit			Unit
			-55 to 25 °C	≤85 °C	≤125 °C	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Channel-Select to Analog Output (Figure 9)	2.0 3.0 4.5 6.0	270 90 59 45	320 110 79 65	350 125 85 75	ns
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0 3.0 4.5 6.0	40 25 12 10	60 30 15 13	70 32 18 15	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 6.0	160 70 48 39	200 95 63 55	220 110 76 63	ns
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0 3.0 4.5 6.0	245 115 49 39	315 145 69 58	345 155 83 67	ns
C _{in}	Maximum Input Capacitance, Channel-Select or Enable Inputs			10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O (All Switches Off) Common O/I: HC4051A HC4052A HC4053A Feed-through		35	35	35	pF
			130	130	130	
			80	80	80	
			50	50	50	
C _{PD}	Power Dissipation Capacitance (Figure 13)*	HC4051A HC4052A HC4053A	Typical @ 25 °C, V _{CC} = 5.0 V, V _{EE} = 0 V			pF
			45	80	45	

* Used to determine the no-load dynamic power consumption: P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}.

MC74HC4051A, MC74HC4052A, MC74HC4053A

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Condition	V_{CC} V	V_{EE} V	Limit*			Unit	
					25 °C				
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 6)	$f_{in} = 1\text{MHz}$ Sine Wave; Adjust f_{in} Voltage to Obtain 0dBm at V_{OS} ; Increase f_{in} Frequency Until dB Meter Reads -3dB; $R_L = 50\Omega$, $C_L = 10\text{pF}$	2.25	-2.25	'51	'52	'53	MHz	
			4.50	-4.50	80	95	120		
			6.00	-6.00	80	95	120		
-	Off-Channel Feed-through Isolation (Figure 7)	$f_{in} = \text{Sine Wave}$; Adjust f_{in} Voltage to Obtain 0dBm at V_{IS} $f_{in} = 10\text{kHz}$, $R_L = 600\Omega$, $C_L = 50\text{pF}$	2.25	-2.25	-50			dB	
			4.50	-4.50	-50				
		$f_{in} = 1.0\text{MHz}$, $R_L = 50\Omega$, $C_L = 10\text{pF}$	2.25	-2.25	-40				
			4.50	-4.50	-40				
-	Feedthrough Noise. Channel-Select Input to Common I/O (Figure 8)	$V_{in} \leq 1\text{MHz}$ Square Wave ($t_r = t_f = 6\text{ns}$); Adjust R_L at Setup so that $I_S = 0\text{A}$; Enable = GND $R_L = 600\Omega$, $C_L = 50\text{pF}$	2.25	-2.25	25			mV _{PP}	
			4.50	-4.50	105				
		$R_L = 10\text{k}\Omega$, $C_L = 10\text{pF}$	2.25	-2.25	35				
			4.50	-4.50	145				
-	Crosstalk Between Any Two Switches (Figure 12) (Test does not apply to HC4051A)	$f_{in} = \text{Sine Wave}$; Adjust f_{in} Voltage to Obtain 0dBm at V_{IS} $f_{in} = 10\text{kHz}$, $R_L = 600\Omega$, $C_L = 50\text{pF}$	2.25	-2.25	-50			dB	
			4.50	-4.50	-50				
		$f_{in} = 1.0\text{MHz}$, $R_L = 50\Omega$, $C_L = 10\text{pF}$	2.25	-2.25	-60				
			4.50	-4.50	-60				
THD	Total Harmonic Distortion (Figure 14)	$f_{in} = 1\text{kHz}$, $R_L = 10\text{k}\Omega$, $C_L = 50\text{pF}$ $THD = THD_{measured} - THD_{source}$ $V_{IS} = 4.0V_{PP}$ sine wave $V_{IS} = 8.0V_{PP}$ sine wave $V_{IS} = 11.0V_{PP}$ sine wave	2.25	-2.25	0.10			%	
			4.50	-4.50	0.08				
			6.00	-6.00	0.05				

*Limits not tested. Determined by design and verified by qualification.





Figure 1a. Typical On Resistance, $V_{CC} - V_{EE} = 2.0$ V

Figure 1b. Typical On Resistance, $V_{CC} - V_{EE} = 3.0$ V

MC74HC4051A, MC74HC4052A, MC74HC4053A




Figure 1c. Typical On Resistance, $V_{CC} - V_{EE} = 4.5\text{ V}$




Figure 1d. Typical On Resistance, $V_{CC} - V_{EE} = 6.0\text{ V}$




Figure 1e. Typical On Resistance, $V_{CC} - V_{EE} = 9.0\text{ V}$




Figure 1f. Typical On Resistance, $V_{CC} - V_{EE} = 12.0\text{ V}$





Figure 2. On Resistance Test Set-Up

MC74HC4051A, MC74HC4052A, MC74HC4053A



**Figure 3. Maximum Off Channel Leakage Current,
Any One Channel, Test Set-Up**




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up






Figure 6. Maximum On Channel Bandwidth, Test Set-Up



*Includes all probe and jig capacitance



*Includes all probe and jig capacitance

Figure 7. Off Channel Feedthrough Isolation, Test Set-Up

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up

MC74HC4051A, MC74HC4052A, MC74HC4053A





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out




Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out




Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 13. Power Dissipation Capacitance, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$\begin{aligned} V_{CC} &= +5V = \text{logic high} \\ GND &= 0V = \text{logic low} \end{aligned}$$

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE}. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below V_{EE}. In this example, the difference between V_{CC} and V_{EE} is ten volts. Therefore, using the configuration of Figure 15, a maximum analog signal of ten volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and

outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feed-through noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{aligned} V_{CC} - GND &= 2 \text{ to } 6 \text{ volts} \\ V_{EE} - GND &= 0 \text{ to } -6 \text{ volts} \\ V_{CC} - V_{EE} &= 2 \text{ to } 12 \text{ volts} \\ \text{and } V_{EE} &\leq GND \end{aligned}$$

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.

MC74HC4051A, MC74HC4052A, MC74HC4053A




Figure 15. Application Example






Figure 16. External Germanium or Schottky Clipping Diodes



a. Using Pull-Up Resistors



b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs




Figure 18. Function Diagram, HC4051A

MC74HC4051A, MC74HC4052A, MC74HC4053A




Figure 19. Function Diagram, HC4052A




Figure 20. Function Diagram, HC4053A

MC74HC4051A, MC74HC4052A, MC74HC4053A

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC4051ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC4051ADR2G		2500 Units / Tape & Reel
MC74HC4051ADWG	SOIC-16 WIDE (Pb-Free)	48 Units / Rail
MC74HC4051ADWR2G		1000 Units / Tape & Reel
MC74HC4051ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74HC4051ADTR2G		2500 Units / Tape & Reel

MC74HC4052ADR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC74HC4052ADWR2G	SOIC-16 WIDE (Pb-Free)	1000 Units / Tape & Reel
MC74HC4052ADTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel

MC74HC4053ADR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV74HC4053ADR2G*		2500 Units / Tape & Reel
MC74HC4053ADWR2G	SOIC-16 WIDE (Pb-Free)	1000 Units / Tape & Reel
MC74HC4053ADTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
MC74HC4053ABQX	WQFN-16 (Pb-Free)	TBD

DISCONTINUED (Note 1)

NLV74HC4051ADR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC74HC4051AADR2G		2500 Units / Tape & Reel
NLV74HC4051AADR2G*		2500 Units / Tape & Reel
NLVHC4051ADWR2G*	SOIC-16 WIDE (Pb-Free)	1000 Units / Tape & Reel
NLVHC4051ADTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
NLVHC4051AADTR2G*		2500 Units / Tape & Reel

MC74HC4052ADG	SOIC-16 (Pb-Free)	48 Units / Rail
NLV74HC4052ADR2G*		2500 Units / Tape & Reel
MC74HC4052ADWG	SOIC-16 WIDE (Pb-Free)	48 Units / Rail
MC74HC4052ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
NLV74HC4052ADTRG*		2500 Units / Tape & Reel
NLVHC4052ADTR2G*		2500 Units / Tape & Reel

MC74HC4053ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HC4053ADWG	SOIC-16 WIDE (Pb-Free)	48 Units / Rail
NLV74HC4053ADWRG*		1000 Units / Tape & Reel
MC74HC4053ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
NLVHC4053ADTR2G*		2500 Units / Tape & Reel

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

1. **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on [www.onsemi.com](#).

MC74HC4051A, MC74HC4052A, MC74HC4053A

REVISION HISTORY




Revision	Description of Changes	Date
14	Revision to add WQFN-16 package option to datasheet.	12/15/2025

*Please note that this document has been previously updated prior to the inclusion of this revision history table and that the changes tracked only reflect what has occurred on the noted approval dates.

MC74HC4051A, MC74HC4052A, MC74HC4053A

PACKAGE DIMENSIONS

WQFN-16 3.5x2.5, 0.5P
CASE 510CC
ISSUE O



NOTES:


- CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AB
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994


SOIC-16 9.90x3.90x1.37 1.27P
CASE 751B
ISSUE M


DATE 18 OCT 2024

NOTES:


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.




TOP VIEW



SIDE VIEW




END VIEW

Detail "A"
Scale 3:1

MILLIMETERS			
DIM	MIN	NOM	MAX
A	1.35	1.55	1.75
A1	0.10	0.18	0.25
A2	1.25	1.37	1.50
b	0.35	0.42	0.49
c	0.19	0.22	0.25
D	9.90 BSC		
E	6.00 BSC		
E1	3.90 BSC		
e	1.27 BSC		
h	0.25	---	0.50
L	0.40	0.83	1.25
L1	1.05 REF		
θ	0°	---	7°

TOLERANCE OF FORM AND POSITION	
aaa	0.10
bbb	0.20
ccc	0.10
ddd	0.25
eee	0.10




RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-16 9.90x3.90x1.37 1.27P	PAGE 1 OF 2

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**GENERIC
MARKING DIAGRAM***



XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot

Y = Year

WW = Work Week

G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:
 PIN 1. COLLECTOR
 2. BASE
 3. Emitter
 4. NO CONNECTION
 5. Emitter
 6. BASE
 7. COLLECTOR
 8. COLLECTOR
 9. BASE
 10. Emitter
 11. NO CONNECTION
 12. Emitter
 13. BASE
 14. COLLECTOR
 15. Emitter
 16. COLLECTOR

STYLE 2:
 PIN 1. CATHODE
 2. ANODE
 3. NO CONNECTION
 4. CATHODE
 5. CATHODE
 6. NO CONNECTION
 7. ANODE
 8. CATHODE
 9. CATHODE
 10. ANODE
 11. NO CONNECTION
 12. CATHODE
 13. CATHODE
 14. NO CONNECTION
 15. ANODE
 16. CATHODE

STYLE 3:
 PIN 1. COLLECTOR, DYE #1
 2. BASE, #1
 3. Emitter, #1
 4. COLLECTOR, #1
 5. COLLECTOR, #2
 6. BASE, #2
 7. Emitter, #2
 8. COLLECTOR, #2
 9. COLLECTOR, #3
 10. BASE, #3
 11. Emitter, #3
 12. COLLECTOR, #3
 13. COLLECTOR, #4
 14. BASE, #4
 15. Emitter, #4
 16. COLLECTOR, #4

STYLE 4:
 PIN 1. COLLECTOR, DYE #1
 2. COLLECTOR, #1
 3. COLLECTOR, #2
 4. COLLECTOR, #2
 5. COLLECTOR, #3
 6. COLLECTOR, #3
 7. COLLECTOR, #4
 8. COLLECTOR, #4
 9. BASE, #4
 10. Emitter, #4
 11. BASE, #3
 12. Emitter, #3
 13. BASE, #2
 14. Emitter, #2
 15. BASE, #1
 16. Emitter, #1


STYLE 5:
 PIN 1. DRAIN, DYE #1
 2. DRAIN, #1
 3. DRAIN, #2
 4. DRAIN, #2
 5. DRAIN, #3
 6. DRAIN, #3
 7. DRAIN, #4
 8. DRAIN, #4
 9. GATE, #4
 10. SOURCE, #4
 11. GATE, #3
 12. SOURCE, #3
 13. GATE, #2
 14. SOURCE, #2
 15. GATE, #1
 16. SOURCE, #1

STYLE 6:
 PIN 1. CATHODE
 2. CATHODE
 3. CATHODE
 4. CATHODE
 5. CATHODE
 6. CATHODE
 7. CATHODE
 8. CATHODE
 9. ANODE
 10. ANODE
 11. ANODE
 12. ANODE
 13. ANODE
 14. ANODE
 15. ANODE
 16. ANODE



STYLE 7:
 PIN 1. SOURCE N-CH
 2. COMMON DRAIN (OUTPUT)
 3. COMMON DRAIN (OUTPUT)
 4. GATE P-CH
 5. COMMON DRAIN (OUTPUT)
 6. COMMON DRAIN (OUTPUT)
 7. COMMON DRAIN (OUTPUT)
 8. SOURCE P-CH
 9. SOURCE P-CH
 10. COMMON DRAIN (OUTPUT)
 11. COMMON DRAIN (OUTPUT)
 12. COMMON DRAIN (OUTPUT)
 13. GATE N-CH
 14. COMMON DRAIN (OUTPUT)
 15. COMMON DRAIN (OUTPUT)
 16. SOURCE N-CH

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-16 9.90x3.90x1.37 1.27P	PAGE 2 OF 2

onsemi and **OnSemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



SCALE 1:1

GENERIC
MARKING DIAGRAM*

XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



SOIC-16 WB
CASE 751G
ISSUE E

DATE 08 OCT 2021

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION *b* DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF *b* DIMENSION AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS *D* AND *E* DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE.

DIM	MILLIMETERS	
	MIN.	MAX.
A	2.35	2.65
A1	0.10	0.25
B	0.35	0.49
C	0.23	0.32
D	10.15	10.45
E	7.40	7.60
e	1.27	BSC
H	10.05	10.55
h	0.53	REF
L	0.50	0.90
M	0°	7°




DOCUMENT NUMBER:	98ASB42567B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-16 WB	PAGE 1 OF 1

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

1
SCALE 2:1TSSOP-16 WB
CASE 948F
ISSUE B



DATE 19 OCT 2006



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
M	0°	8°	0°	8°

RECOMMENDED
SOLDERING FOOTPRINT*GENERIC
MARKING DIAGRAM*

XXXX = Specific Device Code
 A = Assembly Location
 L = Wafer Lot
 Y = Year
 W = Work Week
 G or □ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "□", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TSSOP-16	PAGE 1 OF 1

onsemi and **Onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, **ONSEMI**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

