

# 16-Mbit (1 M × 16) Static RAM

#### **Features**

- High speed
  □ t<sub>AA</sub> = 10 ns
- Low active power □ 990 mW (max)
- Operating voltages of 3.3 ± 0.3 V
- 2.0 V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$  and  $CE_2$  features
- Available in Pb-free and non Pb-free 54-pin TSOP II package and non Pb-free 60-ball fine-pitch ball grid array (FBGA) package

#### **Functional Description**


The CY7C1061AV33 is a high performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

To write to the device, enable the  $\underline{\text{chip}}$  ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) while forcing the Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_1$ 9). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 9).

To read from the device, enable the chip by taking  $\overline{CE}_1$  LOW and CE<sub>2</sub> HIGH while forcing the Output Enable ( $\overline{OE}$ ) LOW and the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 11 for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE $_1$  HIGH/CE $_2$  LOW), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or a Write operation is in progress (CE $_1$  LOW, CE $_2$  HIGH, and WE LOW).

#### Logic Block Diagram





#### Contents

Selection Guide	3
Pin Configurations	3
Maximum Ratings	5
Operating Range	5
DC Electrical Characteristics	5
Capacitance	6
AC Test Loads and Waveforms	6
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

13
15
15
15
16
17
17
17
17
17
17




#### **Selection Guide**

Description	-10	Unit	
Maximum Access Time		10	ns
Maximum Operating Current	Commercial	275	mA
	Industrial	275	
Maximum CMOS Standby Current	Commercial / Industrial	50	mA

## **Pin Configurations**

Figure 1. 60-ball FBGA pinout (Top View) [1, 2]




- 1. NC pins are not connected on the die.
- 2. DNU (Do Not Use) pins have to be left floating or tied to VSS to ensure proper operation.



#### Pin Configurations (continued)

Figure 2. 54-pin TSOP II pinout (Top View) [3, 4]



- NC pins are not connected on the die.
   DNU (Do Not Use) pins have to be left floating or tied to VSS to ensure proper operation.



**Maximum Ratings** 

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

DC Input Voltage [5]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (	LOW)20 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0 °C to +70 °C	$3.3~V\pm0.3~V$
Industrial	–40 °C to +85 °C	

#### **DC Electrical Characteristics**

Over the Operating Range

Baramatar	Description	Test Conditions	-	Unit		
Parameter	Description	rest conditions	rest Conditions		Max	Offic
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA		2.4	_	V
$V_{OL}$	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage [5]			-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = \text{max}, f = f_{\text{max}} = 1/t_{RC}$	Commercial	-	275	mA
			Industrial	=	275	mA
I <sub>SB1</sub>	Automatic CE Power-down Current – TTL Inputs	$CE_2 \le V_{IL}$ , Max $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{max}$		_	70	mA
I <sub>SB2</sub>	Automatic CE Power-down	$CE_2 \le 0.3 \text{ V, Max V}_{CC}$	Commercial	-	50	mA
	Current – CMOS Inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.3 \text{ V},$	/ Industrial			
		$V_{IN} \ge V_{CC} - 0.3 \text{ V}, \text{ or } V_{IN} \le 0.3 \text{ V},$				
		f = 0				

#### Note

Document Number: 38-05256 Rev. \*L

<sup>5.</sup>  $V_{IL}$  (min) = -2.0 V for pulse durations of less than 20 ns.




## Capacitance

Parameter [6]	Description	Test Conditions	TSOP II	FBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz},  V_{CC} = 3.3  \text{V}$	6	8	pF
C <sub>OUT</sub>	I/O capacitance		8	10	pF


#### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [7]



#### **Data Retention Waveform**

Figure 4. Data Retention Waveform



<sup>6.</sup> Tested initially and after any design or process changes that may affect these parameters.

Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0 V). As soon as 1 ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0 V) voltage.



## **AC Switching Characteristics**

Over the Operating Range

Parameter [8]	Description	-1	-10		
Parameter 191	Description	Min	Max	Unit	
Read Cycle					
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[9]</sup>	1	-	ms	
t <sub>RC</sub>	Read Cycle Time	10	ı	ns	
t <sub>AA</sub>	Address to Data Valid	_	10	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3	ı	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Data Valid	_	10	ns	
t <sub>DOE</sub>	OE LOW to Data Valid	_	5	ns	
t <sub>LZOE</sub>	OE LOW to Low Z	1	-	ns	
t <sub>HZOE</sub>	OE HIGH to High Z [10]	-	5	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Low Z [10]	3	-	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to High Z [10]	-	5	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Power Up [11]	0	-	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to Power Down [11]	_	10	ns	
t <sub>DBE</sub>	Byte Enable to Data Valid	-	5	ns	
t <sub>LZBE</sub>	Byte Enable to Low Z	1	-	ns	
t <sub>HZBE</sub>	Byte Disable to High Z	-	5	ns	
Write Cycle <sup>[12</sup>	, 13]	·			
t <sub>WC</sub>	Write Cycle Time	10	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Write End	7	-	ns	
t <sub>AW</sub>	Address Setup to Write End	7	-	ns	
t <sub>HA</sub>	Address Hold from Write End	0	-	ns	
t <sub>SA</sub>	Address Setup to Write Start	0	-	ns	
t <sub>PWE</sub>	WE Pulse Width	7	-	ns	
t <sub>SD</sub>	Data Setup to Write End	5.5	_	ns	
t <sub>HD</sub>	Data Hold from Write End	0	_	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z [10]	3	_	ns	
t <sub>HZWE</sub>	WE LOW to High Z [10]	_	5	ns	
t <sub>BW</sub>	Byte Enable to End of Write	7	_	ns	

<sup>8.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and specified transmission line loads. Test conditions for the Read cycle use output loading shown in (a) of the Figure 3 on page 6, unless specified otherwise.

<sup>9.</sup> This part has a voltage regulator that steps down the voltage from 3 V to 2 V internally. t<sub>power</sub> time must be provided initially before a Read/Write operation is started.

10. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub> and t<sub>LZOE</sub>, t<sub>LZWE</sub>, t<sub>LZWE</sub>,

<sup>11.</sup> These parameters are guaranteed by design and are not tested.

<sup>12.</sup> The internal Write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW (CE $_2$  HIGH) and  $\overline{WE}$  LOW. Chip enables must be active and  $\overline{WE}$  and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the Write.

<sup>13.</sup> The minimum Write cycle time for Write Cycle No. 2 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) [14, 15]





Figure 6. Read Cycle No. 2 (OE Controlled) [15, 16]



<sup>14.</sup> Device is continuously selected. OE, CE, BHE or BHE, or both = V<sub>IL</sub>. CE<sub>2</sub> = V<sub>IH</sub>.

15. WE is HIGH for Read cycle.

16. Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.



#### Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled) [17, 18] **ADDRESS** CE<sub>1</sub>  $CE_2$  $t_{\text{AW}}$ WE  $t_{BW}$ BHE/BLE  $t_{\text{HD}}$  $t_{SD}$ DATA IO NOTE 19 VALID DATA Figure 8. Write Cycle No. 2 (WE Controlled, OE LOW) [17, 18, 20]  $t_{\text{WC}}$ **ADDRESS**  $t_{SCE}$ BHE/BLE  $t_{AW}$  $t_{HA}$ t<sub>PWE</sub> WE  $\mathrm{t}_{\mathrm{HD}}$  $t_{SD}$ NÔTE 19 DATA IO VALID DATA – t<sub>LZWE</sub> – t<sub>HZWE</sub>

- 17. Data IO is high impedance if  $\overline{OE}$ , or  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IH}$ .
- 18. If  $\overline{\text{CE}}_1$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state. 19. During this period, the IOs are in output state and input signals should not be applied.
- 20. The minimum Write cycle time for Write Cycle No. 2 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (BHE/BLE Controlled)

ADDRESS

CE1

CE2

HHE/BLE

WE

DATA IO

NOTE 21

VALID DATA

#### Note

<sup>21.</sup> During this period, the IOs are in output state and input signals should not be applied.



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Χ	Χ	Χ	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	Н	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Х	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	Х	L	Н	L	High Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**

The following table lists the CY7C1061AV33 key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com">www.cypress.com</a> and refer to the product summary page at <a href="https://www.cypress.com/products">https://www.cypress.com/products</a>.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1061AV33-10ZXC	51-85160	54-pin TSOP II (Pb-free)	Commercial
	CY7C1061AV33-10ZXI 51-85160		54-pin TSOP II (Pb-free)	Industrial
	CY7C1061AV33-10BAXI	51-85162	60-ball FBGA (Pb-free)	


#### **Ordering Code Definitions**








## **Package Diagrams**

Figure 10. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Package Outline, 51-85160










51-85160 \*D



## Package Diagrams (continued)

Figure 11. 60-ball FBGA (8 × 20 × 1.2 mm) Package Outline, 51-85162



51-85162 \*F



## Acronyms

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small-Outline Package
TTL	Transistor-Transistor Logic
WE	Write Enable

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mW	milliwatt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

D	E011	Submission	Orig. of	Deposite the Colorest
Revision	ECN	Date	Change	Description of Change
**	113725	03/28/02	NSL	New data sheet
*A	117058	07/31/02	DFP	Removed 15-ns bin
*B	117989	08/30/02	DFP	Added 8-ns bin Changed Icc for 8, 10, 12 bins $t_{power}$ changed from 1 $\mu s$ to 1 ms. Load Cap Comment changed (for Tx line load) $t_{SD}$ changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin numbers ( $t_{HZ}$ , $t_{DOE}$ , $t_{DBE}$ ) Removed hz <iz comments="" data="" from="" sheet<="" td=""></iz>
*C	120383	11/06/02	DFP	Final data sheet Added note 3 to "AC Test Loads and Waveforms" and note 7 to $t_{pu}$ and $t_{pd}$ Updated Input/Output Caps (for 48BGA only) to 8 pF/10 pF and for the 54-pir TSOP to 6/8 pF
*D	124439	2/25/03	MEG	Changed ISB1 from 100 mA to 70 mA Shaded fBGA production ordering information
*E	492137	See ECN	NXR	Corrected Block Diagram on page #1 Removed 8 ns speed bin Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration Included Note #1 and 2 on page #2 Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table
*F	508117	See ECN	NXR	Updated FBGA Pin Configuration Updated Ordering Information table
*G	877322	See ECN	VKN	Updated Ordering Information table
*H	2897049	03/22/10	KAO	Removed inactive parts from the ordering information table. Updated package diagrams. Updated links in Sales, Solutions and Legal Information.
*	3109147	12/13/2010	KAO	Added Ordering Code Definitions.
*J	3160428	02/02/11	PRAS	Ordering information updates. Template and style updates.
*K	3222127	04/11/2011	PRAS	Added Acronyms and Units of Measure.
*_	4363272	04/28/2014	MEMJ	Updated Switching Waveforms: Added Note 20 and referred in Figure 8.  Updated Package Diagrams: spec 51-85160 – Changed revision from *A to *D. spec 51-85162 – Changed revision from *E to *F.  Updated in new template.
				Completing Sunset Review.



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2002-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.