

DESCRIPTION

Demonstration circuit 1351A is a high-power supply featuring the LTC®4269IDKD-2. This board acts as an IEEE 802.3at compliant, high power Power-over-Ethernet (PoE), Powered Device (PD) and connects at the RJ45 to a compatible high power Power Sourcing Equipment (PSE) device, such as the DC1366A.

The LTC4269IDKD-2 provides IEEE802.3at standard (PoE+) PD interfacing and power supply control. When the PD is fully powered, the PD interface switches power over from the PSE to the switcher through an internal, low resistance, high power MOSFET. The highly integrated LTC4269IDKD-2 con-

trols a high-power, small-sized power supply that utilizes a highly-efficient isolated forward topology with synchronous rectification. The DC1351A supplies a 5V output at up to 5A.

DC1351A also demonstrates the use of an auxiliary 48V wall adapter. When present, the auxiliary supply becomes the dominant supply over PoE to provide power.

Design files for this circuit board are available. Call the LTC factory.

 LTC and LT are registered trademarks of Linear Technology Corporation.

Table 1. Performance Summary ($T_A = 25^\circ\text{C}$)

PARAMETER	CONDITION	VALUE
Port Voltage (V_{PORT})	At Ethernet port	37V – 57V
Auxiliary Voltage (V_{AUX})	From Aux- to Aux+ terminals	44V – 57V
Output Voltage (V_{OUT}) Initial Set-point	$V_{\text{PORT}} = 37\text{V}$ to 57V , $I_{\text{OUT}} = 0\text{A}$ to 5A	$5.05\text{V} \pm 1\%$
Maximum Output Current	$V_{\text{PORT}} = 42\text{V}$	4.6A (min)
Typical Output Voltage Ripple	$V_{\text{IN}} = 50\text{V}$, $I_{\text{OUT}} = 4.6\text{A}$	40mV _{P-P} (typ)
Output Regulation	Over Entire Input Voltage and Output Current Range	$< \pm 0.1\%$ (typ)
Load Transient Response	Peak to Peak Deviation with Load Step of 2.5A to 5A	$\pm 120\text{mV}$ ($< \pm 2.5\%$) (typ)
	Settling Time (within 1% of V_{OUT})	150us (typ)
Switching Frequency		225kHz (typ)
Efficiency	$V_{\text{PORT}} = 42\text{V}$, $I_{\text{OUT}} = 5\text{A}$, not incl. diode bridge	92.5% (typ)

OPERATING PRINCIPLES

A compatible high power PSE board, such as the DC1366A, is connected to the DC1351A at the RJ45 connector J2 (see the schematic). As required by IEEE802.3at, a diode bridge is used across the data pairs and signal pairs. Schottky diodes (D5-8, D12-15) are used at the input to improve efficiency over

standard diode bridges. The LTC4269IDKD-2 provides an IEEE802.3at standard PoE 25k signature resistance and is set for a power class 4. When the PD is powered and voltage is above the PoE “On Voltage”, the LTC4269IDKD-2 switches the port voltage over to the power supply controller through its inter-

nal MOSFET which lies between the V_{PORTN} and V_{NEG} pins. This voltage charges C11 through a trickle charge resistor, R3 to power the bias pin, V_{in} , of the power supply controller. Once the bias power gets to its $V_{IN(ON)}$ threshold, the IC begins a controlled soft-start of the output. As this voltage rises, bias power is taken over by T2, D1/2, and L1.

When the soft-start period is over, the output voltage is regulated by the combination of the optoisolator (U2) and the reference/error amplifier (D21) pulling

down on the COMP pin. The OUT and SOUT pins which drive Q3 and Q2, respectively, are Pulse Width Modulated (PWM) in order to keep the output voltage constant. The synchronous rectifiers (Q4 and Q5) on the secondary side are self-driven by T2. This reduces the gate drive part's count and complexity since no external driver ICs or delay circuits are needed to achieve synchronous rectification. The high efficiency that is expected with synchronous rectification is maintained.

QUICK START PROCEDURE

Demonstration circuit 1351A is easy to set up to evaluate the performance of the LTC4269IDKD-2 in a PoE+ PD application. Refer to Figure 1 for proper equipment setup and follow the procedure below:

NOTE: When measuring the input or output voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the output (or input) voltage ripple by touching the probe tip and probe ground directly across the $+V_{OUT}$ and $-V_{OUT}$ (or $VPORT_P$ and $VPORT_N$) terminals. See Figure 2 for proper scope probe technique.

1. Place test equipment (voltmeter, ammeter, and electronic load) across output.
2. Input supplies:

- a. Connect a PoE+ capable PSE with a CAT-5 cable to the RJ45 connector, J2. See Figure 1.
- b. Or, connect a 37V to 57V capable power supply (“Power Supply” in Figure 1) across $VPORT_P$ and $VPORT_N$.
- c. If evaluating the auxiliary power supply (“Auxiliary Supply” in Figure 1) capability, connect a 44V to 57V capable power supply across $AUX+$ to $AUX-$.

3. Check for the proper output voltage of 5V.
4. Once the proper output voltage is confirmed, adjust the load within the operating range and observe the output voltage regulation, ripple voltage, efficiency and other parameters.

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351A

SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE




Figure 1. Proper Measurement Equipment Setup




Figure 2. Measuring Input or Output Ripple

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351A

SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE

MEASURED DATA

Figures 3 through 12 are measured data for a typical DC1351A.




Figure 3. Efficiency




Figure 4. Regulation

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351A

SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE




Figure 5. Output Voltage Ripple (37Vport, 5A)




Figure 6. Load Transient Response (48Vport, 2.5A to 5A to 2.5A)

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351A

SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE




Figure 7. Temp Data (37Vport, 5A, Top)




Figure 8. Temp Data (37Vport, 5A, Bottom)

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351A

SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE




Figure 9. Loop Plot (5A out)




Figure 10. Loop Plot (0A out)

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351A

SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE




Figure 11. Stresses (57Vport, 5A)




Figure 12. Stresses (37Vport, 5A)

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351A

SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE

