

# DATA SHEET

## **74F51**

Dual 2-wide 2-input, 2-wise 3-input  
AND-OR-invert gate

Product specification

1989 Mar 03

IC15 Data Handbook

Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gate


74F51

| TYPE  | TYPICAL PROPAGATION DELAY | TYPICAL SUPPLY CURRENT (TOTAL) |
|-------|---------------------------|--------------------------------|
| 74F51 | 3.0ns                     | 3.5mA                          |

ORDERING INFORMATION

| DESCRIPTION        | COMMERCIAL RANGE<br>V <sub>CC</sub> = 5V ±10%,<br>T <sub>amb</sub> = 0°C to +70°C | PKG DWG # |
|--------------------|---|-----------|
| 14-pin plastic DIP | N74F51N   | SOT27-1   |
| 14-pin plastic SO  | N74F51D   | SOT108-1  |

PIN CONFIGURATION




INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


| PINS                         | DESCRIPTION  | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
|------------------------------|--------------|---------------------|---------------------|
| Dna, Dnb, Dnc, Dnd, Dne, Dnf | Data inputs  | 1.0/1.0             | 20µA/0.6mA          |
| Q0, Q1                       | Data outputs | 50/33               | 1.0mA/20mA          |

NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE FOR 3-INPUT GATES

| INPUTS                 |     |     |     |     |     | OUTPUT |
|------------------------|-----|-----|-----|-----|-----|--------|
| D0a                    | D0b | D0c | D0d | D0e | D0f | Q0     |
| H                      | H   | H   | X   | X   | X   | L      |
| X                      | X   | X   | H   | H   | H   | L      |
| All other combinations |     |     |     |     |     | H      |

NOTES:  
H = High voltage level  
L = Low voltage level  
X = Don't care

FUNCTION TABLE FOR 2-INPUT GATES

| INPUTS                 |     |     |     | OUTPUT |
|------------------------|-----|-----|-----|--------|
| D1a                    | D1b | D1c | D1d | Q1     |
| H                      | H   | X   | X   | L      |
| X                      | X   | H   | H   | L      |
| All other combinations |     |     |     | H      |

NOTES:  
H = High voltage level  
L = Low voltage level  
X = Don't care

## Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gate

74F51

**ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device.  
Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL    | PARAMETER                                      | RATING           | UNIT |
|-----------|--|------------------|------|
| $V_{CC}$  | Supply voltage                                 | −0.5 to +7.0     | V    |
| $V_{IN}$  | Input voltage                                  | −0.5 to +7.0     | V    |
| $I_{IN}$  | Input current                                  | −30 to +5        | mA   |
| $V_{OUT}$ | Voltage applied to output in High output state | −0.5 to $V_{CC}$ | V    |
| $I_{OUT}$ | Current applied to output in Low output state  | 40               | mA   |
| $T_{amb}$ | Operating free-air temperature range           | 0 to +70         | °C   |
| $T_{stg}$ | Storage temperature range                      | −65 to +150      | °C   |

**RECOMMENDED OPERATING CONDITIONS**

| SYMBOL    | PARAMETER                            | LIMITS |     |     | UNIT |
|-----------|--------------------------------------|--------|-----|-----|------|
|           |                                      | MIN    | NOM | MAX |      |
| $V_{CC}$  | Supply voltage                       | 4.5    | 5.0 | 5.5 | V    |
| $V_{IH}$  | High-level input voltage             | 2.0    |     |     | V    |
| $V_{IL}$  | Low-level input voltage              |        |     | 0.8 | V    |
| $I_{IK}$  | Input clamp current                  |        |     | −18 | mA   |
| $I_{OH}$  | High-level output current            |        |     | −1  | mA   |
| $I_{OL}$  | Low-level output current             |        |     | 20  | mA   |
| $T_{amb}$ | Operating free-air temperature range | 0      |     | +70 | °C   |

**DC ELECTRICAL CHARACTERISTICS**

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL   | PARAMETER                                 | TEST CONDITIONS <sup>1</sup>               |                        | LIMITS |                  |      | UNIT |
|----------|---|--|------------------------|--------|------------------|------|------|
|          |   |  |                        | MIN    | TYP <sup>2</sup> | MAX  |      |
| $V_{OH}$ | High-level output voltage                 | $V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$ | $\pm 10\%V_{CC}$       | 2.5    |                  |      | V    |
|          |   | $V_{IH} = \text{MIN}, I_{OH} = \text{MAX}$ | $\pm 5\%V_{CC}$        | 2.7    | 3.4              |      | V    |
| $V_{OL}$ | Low-level output voltage                  | $V_{CC} = \text{MIN}, V_{IL} = \text{MAX}$ | $\pm 10\%V_{CC}$       |        | 0.30             | 0.50 | V    |
|          |   | $V_{IH} = \text{MIN}, I_{OL} = \text{MAX}$ | $\pm 5\%V_{CC}$        |        | 0.30             | 0.50 | V    |
| $V_{IK}$ | Input clamp voltage                       | $V_{CC} = \text{MIN}, I_I = I_{IK}$        |                        |        | −0.73            | −1.2 | V    |
| $I_I$    | Input current at maximum input voltage    | $V_{CC} = \text{MAX}, V_I = 7.0\text{V}$   |                        |        |                  | 100  | μA   |
| $I_{IH}$ | High-level input current                  | $V_{CC} = \text{MAX}, V_I = 2.7\text{V}$   |                        |        |                  | 20   | μA   |
| $I_{IL}$ | Low-level input current                   | $V_{CC} = \text{MAX}, V_I = 0.5\text{V}$   |                        |        |                  | −0.6 | mA   |
| $I_{OS}$ | Short-circuit output current <sup>3</sup> | $V_{CC} = \text{MAX}$                      |                        | −60    |                  | −150 | mA   |
| $I_{CC}$ | Supply current (total)                    | $I_{CCH}$                                  | $V_{IN} = \text{GND}$  |        | 1.8              | 3.0  | mA   |
|          |   | $I_{CCL}$                                  | $V_{IN} = 4.5\text{V}$ |        | 5.5              | 7.5  | mA   |

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_{amb} = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.


Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gate

74F51

AC ELECTRICAL CHARACTERISTICS

| SYMBOL                               | PARAMETER  | TEST<br>CONDITION | LIMITS  |            |            |  |            | UNIT |
|--------------------------------------|--|-------------------|---|------------|------------|--|------------|------|
|                                      |  |                   | V <sub>CC</sub> = +5.0V<br>T <sub>amb</sub> = +25°C<br>C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω |            |            | V <sub>CC</sub> = +5.0V ± 10%<br>T <sub>amb</sub> = 0°C to +70°C<br>C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω |            |      |
|                                      |  |                   | MIN   | TYP        | MAX        | MIN  | MAX        |      |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>Dna, Dnb, Dnc, Dnd, Dne, Dnf to Q̄n | Waveform 1        | 2.0<br>1.0  | 3.5<br>2.5 | 5.5<br>4.0 | 1.5<br>1.0   | 6.5<br>4.5 | ns   |


AC WAVEFORMS



Waveform 1. Propagation Delay for Inverting Outputs

**NOTE:**  
For all waveforms,  $V_M = 1.5V$ .

TEST CIRCUIT AND WAVEFORM




Dual 2-wide 2-input, 2-wise 3-input AND-OR-invert gate

74F51

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1




DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT   | A<br>max. | A <sub>1</sub><br>min. | A <sub>2</sub><br>max. | b              | b <sub>1</sub> | c              | D <sup>(1)</sup> | E <sup>(1)</sup> | e    | e <sub>1</sub> | L            | M <sub>E</sub> | M <sub>H</sub> | w     | Z <sup>(1)</sup><br>max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|----------------|----------------|-------|--------------------------|
| mm     | 4.2       | 0.51                   | 3.2                    | 1.73<br>1.13   | 0.53<br>0.38   | 0.36<br>0.23   | 19.50<br>18.55   | 6.48<br>6.20     | 2.54 | 7.62           | 3.60<br>3.05 | 8.25<br>7.80   | 10.0<br>8.3    | 0.254 | 2.2                      |
| inches | 0.17      | 0.020                  | 0.13                   | 0.068<br>0.044 | 0.021<br>0.015 | 0.014<br>0.009 | 0.77<br>0.73     | 0.26<br>0.24     | 0.10 | 0.30           | 0.14<br>0.12 | 0.32<br>0.31   | 0.39<br>0.33   | 0.01  | 0.087                    |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


| OUTLINE<br>VERSION | REFERENCES |          |      |  | EUROPEAN<br>PROJECTION  | ISSUE DATE           |
|--------------------|------------|----------|------|--|---|----------------------|
|                    | IEC        | JEDEC    | EIAJ |  |   |                      |
| SOT27-1            | 050G04     | MO-001AA |      |  |  | 92-11-17<br>95-03-11 |

Dual 2-wide 2-input, 2-wise 3-input AND-OR-invert gate

74F51

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



---

Dual 2-wide 2-input, 2-wise 3-input AND-OR-invert gate

---

74F51

**NOTES**

## Dual 2-wide 2-input, 2-wide 3-input AND-OR-invert gate

74F51

## Data sheet status

| Data sheet status         | Product status | Definition [1]   |
|---------------------------|----------------|--|
| Objective specification   | Development    | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.  |
| Preliminary specification | Qualification  | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| Product specification     | Production     | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.   |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors  
811 East Arques Avenue  
P.O. Box 3409  
Sunnyvale, California 94088-3409  
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998  
All rights reserved. Printed in U.S.A.

print code

Date of release: 10-98

Document order number:

9397-750-05065

*Let's make things better.*



# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP:](#)

[N74F51D](#) [N74F51D-T](#) [N74F51N](#) [N74F51D,602](#) [N74F51D,623](#) [N74F51N,602](#)