

## LMH6732 High Speed Op Amp with Adjustable Bandwidth

Check for Samples: [LMH6732](#)

### FEATURES

- Exceptional Performance at Any Supply Current:  
 $V_S = \pm 5V$ ,  $T_A = 25^\circ C$ ,  $A_V = +2V/V$ ,  $V_{OUT} = 2V_{PP}$ ,  
Typical unless Noted:

$I_{CC}$ (mA)	-3dB BW (MHz)	DG/DP (%/deg.) PAL	Slew Rate (V/ $\mu s$ )	THD 1MHz (dBc)	Output Current (mA)
1.0	55	0.20 / 0.036	400	-70.0	9
3.4	180	0.022 / 0.017	2100	-78.5	45
9.0	540	0.025 / 0.010	2700	-79.6	115

- Ultra High Speed (-3dB BW) 1.5GHz ( $I_{CC} = 10mA$ ,  $0.25V_{PP}$ )
- Single Resistor Adjustability of Supply Current
- Fast Enable/ Disable Capability 20ns ( $I_{CC} = 9mA$ )
- "Popless" Output on "Enable" 15mV ( $I_{CC} = 1mA$ )
- Ultra Low Disable Current  $<1\mu A$
- Unity Gain Stable
- Improved Replacement for CLC505 & CLC449

### APPLICATIONS

- Battery Powered Systems
- Video Switching and Distribution
- Remote Site Instrumentation
- Mobile Communications Gear

### DESCRIPTION

The LMH6732 is a high speed op amp with a unique combination of high performance, low power consumption, and flexibility of application. The supply current is adjustable, over a continuous range of more than 10 to 1, with a single resistor,  $R_P$ . This feature allows the device to be used in a wide variety of high performance applications including device turn on/ turn off (Enable/ Disable) for power saving or multiplexing. Typical performance at any supply current is exceptional. The LMH6732's design has been optimized so that the output is well behaved, eliminating spurious outputs on "Enable".

The LMH6732's combination of high performance, low power consumption, and large signal performance makes it ideal for a wide variety of remote site equipment applications such as battery powered test instrumentation and communications gear. Other applications include video switching matrices, ATE and phased array radar systems.

The LMH6732 is available in the SOIC and SOT-23 packages. To reduce design times and assist in board layout, the LMH6732 is supported by an evaluation board.




Figure 1. -3dB BW vs.  $I_{CC}$




Figure 2. Turn-On/Off Characteristics



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2003–2013, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)(2)</sup>

$V_S$		$\pm 6.75V$
$I_{OUT}$		See <sup>(3)</sup>
$I_{CC}$		14mA
Common Mode Input Voltage		$V^-$ to $V^+$
Maximum Junction Temperature		+150°C
Storage Temperature Range		-65°C to +150°C
Soldering Information	Infrared or Convection (20 sec)	235°C
	Wave Soldering (10 sec)	260°C
ESD Tolerance <sup>(4)</sup>	Human Body Model	2000V
	Machine Model	200V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications..
- (3) The maximum output current ( $I_O$ ) is determined by device power dissipation limitations.
- (4) Human body model: 1.5k $\Omega$  in series with 100pF. Machine model: 0 $\Omega$  in series with 200pF.

### Operating Ratings<sup>(1)</sup>

Thermal Resistance		
Package	$\theta_{JC}$ (°C/W)	$\theta_{JA}$ (°C/W)
8-Pin SOIC	65°C/W	166°C/W
6-Pin SOT-23	120°C/W	198°C/W
Operating Temperature		-40°C to +85°C
Nominal Supply Voltage		$\pm 4.5V$ to $\pm 6V$
Operating Supply Current		0.5mA < $I_{CC}$ < 12mA

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

**Electrical Characteristics  $I_{CC} = 9mA^{(1)}$** 
 $A_V = +2$ ,  $R_F = 700\Omega$ ,  $V_S = \pm 5V$ ,  $R_L = 100\Omega$ ,  $R_P = 39k\Omega$ ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max <sup>(2)</sup>	Units
<b>Frequency Domain Response</b>						
SSBW	-3dB Bandwidth	$V_{OUT} = 2V_{PP}$		540		MHz
LSBW	-3dB Bandwidth	$V_{OUT} = 4.0V_{PP}$		315		MHz
GF <sub>0.1dB</sub>	0.1dB Gain Flatness	$V_{OUT} = 2V_{PP}$		180		MHz
GFP	Frequency Response Peaking	DC to 200MHz, $V_{OUT} = 2V_{PP}$		0.01		dB
GFR	Frequency Response Rolloff	DC to 200MHz, $V_{OUT} = 2V_{PP}$		0.15		dB
LPD	Linear Phase Deviation	DC to 200MHz, $V_{OUT} = 2V_{PP}$		0.6		deg
		DC to 140MHz, $V_{OUT} = 2V_{PP}$		0.1		
DG	Differential Gain	$R_L = 150\Omega$ , 4.43MHz		0.025		%
DP	Differential Phase	$R_L = 150\Omega$ , 4.43MHz		0.010		deg
<b>Time Domain Response</b>						
TRS	Rise Time	2V Step		0.8		ns
TRL	Fall Time	2V Step		0.9		
T <sub>S</sub>	Settling Time to 0.04%	$A_V = -1$ , 2V Step		18		ns
OS	Overshoot	2V Step		1		%
SR	Slew Rate	5V Step, 40% to 60% <sup>(3)</sup>		2700		V/ $\mu$ s
<b>Distortion And Noise Response</b>						
HD2	2nd Harmonic Distortion	$2V_{PP}$ , 20MHz		-60		dBc
HD3	3rd Harmonic Distortion	$2V_{PP}$ , 20MHz		-64		dBc
THD	Total Harmonic Distortion	$2V_{PP}$ , 1MHz		-79.6		dBc
V <sub>N</sub>	Input Referred Voltage Noise	>1MHz		2.5		nV/ $\sqrt{Hz}$
I <sub>N</sub>	Input Referred Inverting Noise Current	>1MHz		9.7		pA/ $\sqrt{Hz}$
I <sub>NN</sub>	Input Referred Non-Inverting Noise Current	>1MHz		1.8		pA/ $\sqrt{Hz}$
SNF	Noise Floor	>1MHz		-154		dBm <sub>1Hz</sub>
INV	Total Integrated Input Noise	1MHz to 200MHz		60		$\mu$ V

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Min/Max ratings are based on production testing unless otherwise specified.
- (2) Typical numbers are the most likely parametric norm. Bold numbers refer to over temperature limits.
- (3) Slew Rate is the average of the rising and falling edges.

**Electrical Characteristics  $I_{CC} = 9\text{mA}^{(1)}$  (continued)**
 $A_V = +2$ ,  $R_F = 700\Omega$ ,  $V_S = \pm 5\text{V}$ ,  $R_L = 100\Omega$ ,  $R_P = 39\text{k}\Omega$ ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(2)</sup>	Max <sup>(2)</sup>	Units
<b>Static, DC Performance</b>						
$V_{IO}$	Input Offset Voltage			$\pm 3.0$	$\pm 8.0$ <b>9.9</b>	mV
$DV_{IO}$	Input Offset Voltage Average Drift	See <sup>(4)</sup>		16		$\mu\text{V}/^\circ\text{C}$
$I_{BN}$	Input Bias Current	Non Inverting <sup>(5)</sup>		-2	$\pm 11$ <b><math>\pm 12</math></b>	$\mu\text{A}$
$DI_{BN}$	Input Bias Current Average Drift	Non-Inverting <sup>(4)</sup>		5		$\text{nA}/^\circ\text{C}$
$I_{BI}$	Input Bias Current	Inverting <sup>(5)</sup>		-9	$\pm 20$ <b><math>\pm 30</math></b>	$\mu\text{A}$
$DI_{BI}$	Input Bias Current Average Drift	Inverting <sup>(4)</sup>		-14		$\text{nA}/^\circ\text{C}$
+PSRR	Positive Power Supply Rejection Ratio	DC	52 <b>50</b>	62		dB
-PSRR	Negative Power Supply Rejection Ratio	DC	51 <b>48</b>	56		dB
CMRR	Common Mode Rejection Ratio	DC	49 <b>46</b>	52		dB
$I_{CC}$	Supply Current	$R_L = \infty$ , $R_P = 39\text{k}\Omega$	7.5 <b>6.6</b>	9.0	10.5 <b>11.7</b>	mA
$I_{CCI}$	Supply Current During Shutdown			<1		$\mu\text{A}$
<b>Miscellaneous Performance</b>						
$R_{IN}$	Input Resistance	Non-Inverting		4.7		M $\Omega$
$C_{IN}$	Input Capacitance	Non-Inverting		1.8		pF
$R_{OUT}$	Output Resistance	Closed Loop		32		m $\Omega$
$V_O$	Output Voltage Range	$R_L = \infty$	$\pm 3.60$ <b><math>\pm 3.55</math></b>	$\pm 3.75$		V
$V_{OL}$		$R_L = 100\Omega$	$\pm 2.90$ <b><math>\pm 2.85</math></b>	$\pm 3.10$		
CMIR	Common Mode Input Range	Common Mode		$\pm 2.2$		V
$I_O$	Output Current	Closed Loop $-40\text{mV} \leq V_O \leq 40\text{mV}$	$\pm 75$	$\pm 115$		mA
TON	Turn-on Time	0.5V <sub>PP</sub> Sine Wave, 90% of Full Value		20		ns
TOFF	Turn-off Time	0.5V <sub>PP</sub> Sine Wave, <5% of Full Value		9		
$V_{O \text{ glitch}}$	Turn-on Glitch			50		mV
FDTH	Feed-Through	$f = 10\text{MHz}$ , $A_V = +2$ , Off State		-61		dB

(4) Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change

(5) Negative input current implies current flowing out of the device.

**Electrical Characteristics  $I_{CC} = 3.4\text{mA}^{(1)}$** 
 $A_V = +2$ ,  $R_F = 1\text{k}\Omega$ ,  $V_S = \pm 5\text{V}$ ,  $R_L = 100\Omega$ ,  $R_P = 137\text{k}\Omega$ ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (2)	Typ (2)	Max (2)	Units
<b>Frequency Domain Response</b>						
SSBW	-3dB Bandwidth	$V_{OUT} = 2V_{PP}$		180		MHz
LSBW	-3dB Bandwidth	$V_{OUT} = 4.0V_{PP}$		100		MHz
$GF_{0.1dB}$	0.1dB Gain Flatness	$V_{OUT} = 2V_{PP}$		50		MHz
GFP	Frequency Response Peaking	DC to 75MHz, $V_{OUT} = 2V_{PP}$		0.15		dB
GFR	Frequency Response Rolloff	DC to 75MHz, $V_{OUT} = 2V_{PP}$		0.05		dB
LPD	Linear Phase Deviation	DC to 55MHz, $V_{OUT} = 2V_{PP}$		0.5		deg
		DC to 25MHz, $V_{OUT} = 2V_{PP}$		0.1		
DG	Differential Gain	$R_L = 150\Omega$ , 4.43MHz		0.022		%
DP	Differential Phase	$R_L = 150\Omega$ , 4.43MHz		0.017		deg
<b>Time Domain Response</b>						
TRS	Rise Time	2V Step		1.7		ns
TRL	Fall Time	2V Step		2.1		
$T_S$	Settling Time to 0.04%	$A_V = -1$ , 2V Step		18		ns
OS	Overshoot	2V Step		2		%
SR	Slew Rate	5V Step, 40% to 60% <sup>(3)</sup>		2100		V/ $\mu\text{s}$
<b>Distortion And Noise Response</b>						
HD2	2nd Harmonic Distortion	$2V_{PP}$ , 10MHz		-51		dBc
HD3	3rd Harmonic Distortion	$2V_{PP}$ , 10MHz		-65		dBc
THD	Total Harmonic Distortion	$2V_{PP}$ , 1MHz		-78.5		dBc
$V_N$	Input Referred Voltage Noise	>1MHz		4.1		nV/ $\sqrt{\text{Hz}}$
$I_N$	Input Referred Inverting Noise Current	>1MHz		8.8		pA/ $\sqrt{\text{Hz}}$
$I_{NN}$	Input Referred Non-Inverting Noise Current	>1MHz		1.1		pA/ $\sqrt{\text{Hz}}$
SNF	Noise Floor	>1MHz		-151		dBm <sub>1Hz</sub>
INV	Total Integrated Input Noise	1MHz to 100MHz		60		$\mu\text{V}$

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Min/Max ratings are based on production testing unless otherwise specified.
- (2) Typical numbers are the most likely parametric norm. Bold numbers refer to over temperature limits.
- (3) Slew Rate is the average of the rising and falling edges.

**Electrical Characteristics  $I_{CC} = 3.4\text{mA}^{(1)}$  (continued)**
 $A_V = +2$ ,  $R_F = 1\text{k}\Omega$ ,  $V_S = \pm 5\text{V}$ ,  $R_L = 100\Omega$ ,  $R_P = 137\text{k}\Omega$ ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (2)	Typ (2)	Max (2)	Units
<b>Static, DC Performance</b>						
$V_{IO}$	Input Offset Voltage			$\pm 2.5$	$\pm 7.0$ <b><math>\pm 8.5</math></b>	mV
$DV_{IO}$	Input Offset Voltage Average Drift	See <sup>(4)</sup>		10		$\mu\text{V}/^\circ\text{C}$
$I_{BN}$	Input Bias Current	Non Inverting <sup>(5)</sup>		-0.4	$\pm 4$ <b><math>\pm 6</math></b>	$\mu\text{A}$
$DI_{BN}$	Input Bias Current Average Drift	Non-Inverting <sup>(4)</sup>		8		$\text{nA}/^\circ\text{C}$
$I_{BI}$	Input Bias Current	Inverting <sup>(5)</sup>		-1	$\pm 12$ <b><math>\pm 16</math></b>	$\mu\text{A}$
$DI_{BI}$	Input Bias Current Average Drift	Inverting <sup>(4)</sup>		-3		$\text{nA}/^\circ\text{C}$
+PSRR	Positive Power Supply Rejection Ratio	DC	52 <b>50</b>	64		dB
-PSRR	Negative Power Supply Rejection Ratio	DC	51 <b>50</b>	57		dB
CMRR	Common Mode Rejection Ratio	DC	49 <b>48</b>	55		dB
$I_{CC}$	Supply Current	$R_L = \infty$ , $R_P = 137\text{k}\Omega$	2.8 <b>2.6</b>	3.4	3.9 <b>4.1</b>	mA
$I_{CCI}$	Supply Current During Shutdown			<1		$\mu\text{A}$
<b>Miscellaneous Performance</b>						
$R_{IN}$	Input Resistance	Non-Inverting		15		M $\Omega$
$C_{IN}$	Input Capacitance	Non-Inverting		1.7		pF
$R_{OUT}$	Output Resistance	Closed Loop		50		m $\Omega$
$V_O$	Output Voltage Range	$R_L = \infty$	$\pm 3.60$ <b><math>\pm 3.55</math></b>	$\pm 3.78$		V
$V_{OL}$		$R_L = 100\Omega$	$\pm 2.90$ <b><math>\pm 2.85</math></b>	$\pm 3.10$		
CMIR	Common Mode Input Range	Common Mode		$\pm 2.2$		V
$I_O$	Output Current	Closed Loop $-20\text{mV} \leq V_O \leq 20\text{mV}$	$\pm 30$	$\pm 45$		mA
TON	Turn-on Time	0.5V <sub>PP</sub> Sine Wave, 90% of Full Value		42		ns
TOFF	Turn-off Time	0.5V <sub>PP</sub> Sine Wave, <5% of Full Value		10		
$V_{O \text{ glitch}}$	Turn-on Glitch			25		mV
FDTH	Feed-Through	$f = 10\text{MHz}$ , $A_V = +2$ , Off State		-61		dB

(4) Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change

(5) Negative input current implies current flowing out of the device.

**Electrical Characteristics  $I_{CC} = 1.0\text{mA}^{(1)}$** 
 $A_V = +2$ ,  $R_F = 1\text{k}\Omega$ ,  $V_S = \pm 5\text{V}$ ,  $R_L = 500\Omega$ ,  $R_P = 412\text{k}\Omega$ ; Unless otherwise specified.

Symbol	Parameter	Conditions	Min (2)	Typ (2)	Max (2)	Units
<b>Frequency Domain Response</b>						
SSBW	-3dB Bandwidth	$V_{OUT} = 2V_{PP}$		55		MHz
LSBW	-3dB Bandwidth	$V_{OUT} = 4.0V_{PP}$		30		MHz
$GF_{0.1dB}$	0.1dB Gain Flatness	$V_{OUT} = 2V_{PP}$		20		MHz
GFP	Frequency Response Peaking	DC to 25MHz, $V_{OUT} = 2V_{PP}$		0.11		dB
GFR	Frequency Response Rolloff	DC to 25MHz, $V_{OUT} = 2V_{PP}$		0.05		dB
LPD	Linear Phase Deviation	DC to 20MHz, $V_{OUT} = 2V_{PP}$		1		deg
		DC to 14MHz, $V_{OUT} = 2V_{PP}$		0.3		
DG	Differential Gain	$R_L = 500\Omega$ , 4.43MHz		0.020		%
DP	Differential Phase	$R_L = 500\Omega$ , 4.43MHz		0.036		deg
<b>Time Domain Response</b>						
TRS	Rise Time	2V Step		3.7		ns
TRL	Fall Time	2V Step		5.1		
$T_S$	Settling Time to 0.04%	$A_V = -1$ , 2V Step		18		ns
OS	Overshoot	2V Step		2		%
SR	Slew Rate	5V Step, 40% to 60% <sup>(3)</sup>		400		V/ $\mu\text{s}$
<b>Distortion And Noise Response</b>						
HD2	2nd Harmonic Distortion	$2V_{PP}$ , 5MHz		-43		dBc
HD3	3rd Harmonic Distortion	$2V_{PP}$ , 5MHz		-65		dBc
THD	Total Harmonic Distortion	$2V_{PP}$ , 1MHz		-70.0		dBc
$V_N$	Input Referred Voltage Noise	>1MHz		8.4		nV/ $\sqrt{\text{Hz}}$
$I_N$	Input Referred Inverting Noise Current	>1MHz		9.0		pA/ $\sqrt{\text{Hz}}$
$I_{NN}$	Input Referred Non-Inverting Noise Current	>1MHz		0.8		pA/ $\sqrt{\text{Hz}}$
SNF	Noise Floor	>1MHz		-147		dBm <sub>1Hz</sub>
INV	Total Integrated Input Noise	1MHz to 100MHz		29		$\mu\text{V}$

(1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Min/Max ratings are based on production testing unless otherwise specified.

(2) Typical numbers are the most likely parametric norm. Bold numbers refer to over temperature limits.

(3) Slew Rate is the average of the rising and falling edges.

**Electrical Characteristics  $I_{CC} = 1.0\text{mA}^{(1)}$  (continued)**
 $A_V = +2$ ,  $R_F = 1\text{k}\Omega$ ,  $V_S = \pm 5\text{V}$ ,  $R_L = 500\Omega$ ,  $R_P = 412\text{k}\Omega$ ; Unless otherwise specified.


Symbol	Parameter	Conditions	Min (2)	Typ (2)	Max (2)	Units
<b>Static, DC Performance</b>						
$V_{IO}$	Input Offset Voltage			$\pm 1.6$	$\pm 6.0$ <b><math>\pm 7.3</math></b>	mV
$DV_{IO}$	Input Offset Voltage Average Drift	See <sup>(4)</sup>		4		$\mu\text{V}/^\circ\text{C}$
$I_{BN}$	Input Bias Current	Non Inverting <sup>(5)</sup>		0.04	$\pm 2.0$ <b><math>\pm 2.5</math></b>	$\mu\text{A}$
$DI_{BN}$	Input Bias Current Average Drift	Non-Inverting <sup>(4)</sup>		-1		$\text{nA}/^\circ\text{C}$
$I_{BI}$	Input Bias Current	Inverting <sup>(5)</sup>		-0.1	$\pm 6$ <b><math>\pm 8</math></b>	$\mu\text{A}$
$DI_{BI}$	Input Bias Current Average Drift	Inverting <sup>(4)</sup>		-3		$\text{nA}/^\circ\text{C}$
+PSRR	Positive Power Supply Rejection Ratio	DC	52 <b>51</b>	64		dB
-PSRR	Negative Power Supply Rejection Ratio	DC	51 <b>49</b>	59		dB
CMRR	Common Mode Rejection Ratio	DC	49 <b>47</b>	55		dB
$I_{CC}$	Supply Current	$R_L = \infty$ , $R_P = 412\text{k}\Omega$	0.70 <b>0.66</b>	1.0	1.3 <b>1.4</b>	mA
$I_{CCI}$	Supply Current During Shutdown			<1		$\mu\text{A}$
<b>Miscellaneous Performance</b>						
$R_{IN}$	Input Resistance	Non-Inverting		46		M $\Omega$
$C_{IN}$	Input Capacitance	Non-Inverting		1.7		pF
$R_{OUT}$	Output Resistance	Closed Loop		100		m $\Omega$
$V_O$	Output Voltage Range	$R_L = \infty$	$\pm 3.60$ <b><math>\pm 3.55</math></b>	$\pm 3.78$		V
$V_{OL}$		$R_L = 500\Omega$	$\pm 2.90$ <b><math>\pm 2.85</math></b>	$\pm 3.10$		
CMIR	Common Mode Input Range	Common Mode		$\pm 2.2$		V
$I_O$	Output Current	Closed Loop $-15\text{mV} \leq V_O \leq 15\text{mV}$	$\pm 6$	$\pm 9$		mA
TON	Turn-on Time	0.5V <sub>PP</sub> Sine Wave, 90% of Full Value		95		ns
TOFF	Turn-off Time	0.5V <sub>PP</sub> Sine Wave, <5% of Full Value		40		
$V_{O\text{ glitch}}$	Turn-on Glitch			15		mV
FDTH	Feed-Through	$f = 10\text{MHz}$ , $A_V = +2$ , Off State		-61		dB

(4) Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change


(5) Negative input current implies current flowing out of the device.



## CONNECTION DIAGRAMS



**Figure 3. 8-Pin SOIC (Top View)**  
See Package Number D (R-PDSO-G8)



**Figure 4. 6-Pin SOT-23 (Top View)**  
See Package Number DBV (R-PDSO-G6)

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.

# TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.













Figure 22.

**TYPICAL PERFORMANCE CHARACTERISTICS (continued)****2nd Distortion vs. Output Amplitude**  
 $I_{CC} = 9\text{mA}$ **Figure 23.****2nd Distortion vs. Output Amplitude**  
 $I_{CC} = 3.4\text{mA}$ **Figure 24.****2nd Distortion vs. Output Amplitude**  
 $I_{CC} = 1\text{mA}$ **Figure 25.****3rd Distortion vs. Output Amplitude**  
 $I_{CC} = 9\text{mA}$ **Figure 26.****3rd Distortion vs. Output Amplitude**  
 $I_{CC} = 3.4\text{mA}$ **Figure 27.****3rd Distortion vs. Output Amplitude**  
 $I_{CC} = 1\text{mA}$ **Figure 28.****Frequency Response for Various  $C_L$**   
 $I_{CC} = 9\text{mA}$ **Figure 29.****Frequency Response for Various  $C_L$**   
 $I_{CC} = 3.4\text{mA}$ **Figure 30.****Frequency Response for Various  $C_L$**   
 $I_{CC} = 1\text{mA}$ **Figure 31.**

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

**Small Signal Step Response**  
 $I_{CC} = 9\text{mA}$




Figure 32.

**Small Signal Step Response**  
 $I_{CC} = 3.4\text{mA}$




Figure 33.

**Small Signal Step Response**  
 $I_{CC} = 1\text{mA}$




Figure 34.

**Large Signal Step Response**  
 $I_{CC} = 9\text{mA}$




Figure 35.

**Large Signal Step Response**  
 $I_{CC} = 3.4\text{mA}$




Figure 36.

**Large Signal Step Response**  
 $I_{CC} = 1\text{mA}$




Figure 37.

**Output Glitch**  
 $I_{CC} = 9\text{mA}$




Figure 38.

**Output Glitch**  
 $I_{CC} = 3.4\text{mA}$




Figure 39.

**Output Glitch**  
 $I_{CC} = 1\text{mA}$




Figure 40.

## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Turn-On/Off Characteristics  
 $I_{CC} = 9\text{mA}$




Figure 41.

Turn-On/Off Characteristics  
 $I_{CC} = 3.4\text{mA}$




Figure 42.

Turn-On/Off Characteristics  
 $I_{CC} = 1\text{mA}$




Figure 43.

$I_{CC}$  vs.  $R_P$




Figure 44.

$I_P$  vs.  $I_{CC}$




Figure 45.

Max Output Current vs.  $I_{CC}$




Figure 46.

Slew Rate vs.  $I_{CC}$




Figure 47.

BW vs.  $I_{CC}$




Figure 48.

BW vs.  $I_{CC}$  for Various Temperature




Figure 49.

# TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 50.




Figure 51.




Figure 52.




Figure 53.




Figure 54.




Figure 55.




Figure 56.




Figure 57.




Figure 58.

## APPLICATION INFORMATION




Figure 59. Recommended Non-Inverting Gain Circuit




Figure 60. Recommended Inverting Gain Circuit

## DESCRIPTION

The LMH6732 is an adjustable supply current, current-feedback operational amplifier. Supply current and consequently dynamic performance can be easily adjusted by selecting the value of a single external resistor ( $R_P$ ).

## NOTE

The following discussion uses the SOIC package pin numbers. For the corresponding SOT-23 package pin numbers, please refer to the [Connection Diagrams](#) section.

## SELECTING AN OPERATING POINT

The operating point is determined by the supply current which in turn is determined by current ( $I_P$ ) flowing out of pin 8. As the supply current is increased, the following effects will be observed:



**Table 1. Device Parameters Related to Supply Current**

Specification	Effect as $I_{CC}$ Increases
Bandwidth	Increases
Rise Time	Decreases
Enable/ Disable Speed	Increases
Output Drive	Increases
Input Bias Current	Increases
Input Impedance	Decreases (see Source impedance Discussion)

Both the Electrical Characteristics pages and the [TYPICAL PERFORMANCE CHARACTERISTICS](#) section illustrate these effects to help make the supply current vs. performance trade-off. The supply current is adjustable over a continuous range of more than 10 to 1 with a single resistor,  $R_P$ , allowing for easy trade-off between power consumption and speed. Performance is specified and tested at  $I_{CC} = 1\text{mA}$ ,  $3.4\text{mA}$ , and  $9\text{mA}$ . (Note: Some test conditions and especially the load resistances are different for the three supply current settings.) The performance plots show typical performance for all three supply currents levels.

When making the supply current vs. performance trade-off, it is first a good idea to see if one of the standard operating points ( $I_{CC} = 1\text{mA}$ ,  $3.4\text{mA}$ , or  $9\text{mA}$ ) fits the application. If it does, performance ensured on the specification pages will apply directly to your application. In addition, the value of  $R_P$  may be obtained directly from the Electrical Characteristics pages.


## BEYOND 1GHz BANDWIDTH

As stated above, the LMH6732 speed can be increased by increasing the supply current. The  $-3\text{dB}$  Bandwidth can even reach the unprecedented value of  $1.5\text{GHz}$  ( $A_V = +2$ ,  $V_{OUT} = 0.25V_{PP}$ ). Of course, this comes at the expense of power consumption (i.e. supply current). The relationship between  $-3\text{dB}$  BW and supply current is shown in [Figure 48](#) to [Figure 50](#). The supply current would nominally have to be set to around  $10\text{mA}$  to achieve this speed. The absolute maximum supply current setting for the LMH6732 is  $14\text{mA}$ . Beyond this value, the operation may become unpredictable.

**The following discussion will assist in selecting  $I_{CC}$  for applications that cannot operate at one of the specified supply current settings.**

Use the typical performance plots for critical specifications to select the best  $I_{CC}$ . For parameters containing Min/Max ratings in the data sheet tables, interpolate between the values of  $I_{CC}$  in the plots & specification tables to estimate the max/min values in the application.

The simplified schematic for the supply current setting path ( $I_P$ ) is shown below in [Figure 61](#).



**Figure 61. Supply Current Control's Simplified Schematic**

The terminal marked " $R_P$ " is tied to a potential through a resistor  $R_P$ . The current flowing through  $R_P$  ( $I_P$ ) sets the LMH6732's supply current. Throughout the data sheet, the voltages applied to  $R_P$  and  $V^-$  are both considered to be  $-5\text{V}$ . However, the two potentials do not necessarily have to be the same. This is beneficial in applications where non-standard supply voltages are used or when there is a need to power down the op amp via digital logic control.

The relationship between  $I_{CC}$  and  $I_P$  is given by:

$I_P = I_{CC}/57$  (approximate ratio at  $I_{CC} = 3.4\text{mA}$ ; consult [Figure 45](#) for relationship at any  $I_{CC}$ ).

Knowing  $I_P$  leads to a direct calculation of  $R_P$ .

$$R_P + 5\text{k}\Omega = [(V^+ - 1.6) - V^-] / I_P$$

$$R_P + 5\text{k}\Omega = 8.4 / I_P \text{ (for } V^+ = 5\text{V and } V^- = -5\text{V).}$$

First, an operating point needs to be determined from the plots & specifications as discussed above. From this,  $I_P$  is obtained. Knowing  $I_P$  and the potential  $R_P$  is tied to,  $R_P$  can be calculated.

## EXAMPLE

An application requires that  $V_S = \pm 3\text{V}$  and performance in the  $1\text{mA}$  operating point range. The required  $I_P$  can therefore be determined as follows:

$$I_P = 21\mu\text{A}$$

$R_P$  is connected from pin 8 to  $V^-$ . Calculate  $R_P$  under these conditions:

$$R_P + 5\text{k}\Omega = [(V^+ - 1.6) - V^-] / I_P$$


$$R_P + 5\text{k}\Omega = [(3\text{V} - 1.6\text{V}) - (-3\text{V})] / 21\mu\text{A}$$

$$R_P = 205\text{k}\Omega$$

The LMH6732 will have performance similar to  $R_P = 412\text{k}\Omega$  shown on the datasheet, but with 40% less power dissipation due to the reduced supply voltages. The op amp will also have a more restricted common-mode range and output swing.

## DYNAMIC SHUTDOWN CAPABILITY

The LMH6732 may be powered on and off very quickly by controlling the voltage applied to  $R_P$ . If  $R_P$  is connected between pin 8 and the output of a CMOS gate powered from  $\pm 5\text{V}$  supplies, the gate can be used to turn the amplifier on and off. This is shown in [Figure 62](#) below:




**Figure 62. Dynamic Control of Power Consumption Using CMOS Logic**

When the gate output is switched from high to low, the LMH6732 will turn on. In the off state, the supply current typically reduces to  $1\mu\text{A}$  or less. The LMH6732's "off state" supply current is reduced significantly compared to the CLC505. This extremely low supply current in the "off state" is quite advantageous since it allows for significant power saving and minimizes feed-through. To improve switching time, a speed up capacitor from the gate output to pin 8 is recommended. The value of this capacitor will depend on the  $R_P$  value used and is best established experimentally. Turn-on and turn-off times of  $<20\text{ns}$  ( $I_{CC} = 9\text{mA}$ ) are achievable with ordinary CMOS gates.

## EXAMPLE

An open collector logic device is used to dynamically control the power dissipation of the circuit. Here, the desired connection for  $R_P$  is from pin 8 to the open collector logic device.



**Figure 63. Controlling Power On State with TTL Logic (Open Collector Output)**

When the logic gate goes low, the LMH6732 is turned on. The LMH6732  $V^+$  connection would be to +5V supply. Performance desired is that given for  $I_{CC} = 3.4\text{mA}$  under standard conditions. From the  $I_{CC}$  vs.  $I_P$  plot,  $I_P = 61\mu\text{A}$ . Then calculating  $R_P$ :

$$R_P + 5\text{k}\Omega = [(5\text{V} - 1.6\text{V}) - 0] / 61\mu\text{A}$$


$$R_P = 51\text{k}\Omega$$

### "POPLESS OUTPUT" & OFF CONDITION OUTPUT STATE


The LMH6732 has been especially designed to have minimum glitches during turn-on and turn-off. This is advantageous in situations where the LMH6732 output is fed to another stage which could experience false auto-ranging, or even worse reset operation, due to these transient glitches. Example of this application would be an AGC circuit or an ADC with multiple ranges set to accommodate the largest input amplitude. For the LMH6732, these sorts of transients are typically less than 50mV in amplitude (see Electrical Characteristics Tables for Typical values). Applications designed to utilize the CLC505's low output glitch would benefit from using the LMH6732 instead since the LMH6732's output glitch is improved to be even lower than the CLC505's. In the "Off State", the output stage is turned off and is in effect put into a high-Z state. In this state, output can be forced by other active devices. No significant current will flow through the device output pin in this mode of operation.

### MUX APPLICATION

Since The LMH6732's output is essentially open in the "off" state, it is a good candidate for a fast 2:1 MUX. Figure 64 shows one such application along with the output waveform in Figure 65 displaying the switching between a continuous triangle wave and a single cycle sine wave (signals trigger locked to each other for stable scope photo). Switching speed of the MUX will be less than 50 ns and is governed by the "Ton" and "Toff" times for U1 and U2 at the supply current set by  $R_{P1}$  and  $R_{P2}$ . Note that the "Control" input is a 5V CMOS logic level.



**Figure 64. 50 ns 2:1 MUX Schematic**

Figure 65. MUX “V<sub>OUT</sub>” and “Control” Waveform

## DIFFERENTIAL GAIN AND PHASE

Differential gain and phase are measurements useful primarily in composite video channels. They are measured by monitoring the gain and phase changes of a high frequency carrier (3.58MHz for NTSC and 4.43MHz for PAL systems) as the output of the amplifier is swept over a range of DC voltages. Specifications for the LMH6732 include differential gain and phase. Test signals used are based on a 1V<sub>PP</sub> video level. Test conditions used are the following:

DC sweep range: 0 to 100 IRE units (black to white)

Carrier: 4.43MHz at 40 IRE units peak to peak

$A_V = +2$ ,  $R_L = 75\Omega + 75\Omega$

## SOURCE IMPEDANCE

For best results, source impedance in the non-inverting circuit configuration (see Figure 59) should be kept below 5k $\Omega$ .

Above 5k $\Omega$  it is possible for oscillation to occur, depending on other circuit board parasitics. For high signal source impedances, a resistor with a value of less than 5k $\Omega$  may be used to terminate the non-inverting input to ground.

## FEEDBACK RESISTOR

In current-feedback op amps, the value of the feedback resistor plays a major role in determining amplifier dynamics. It is important to select the correct value. The LMH6732 provides optimum performance with feedback resistors as shown in Table 2 below. Selection of an incorrect value can lead to severe roll-off in frequency response, (if the resistor value is too large) or , peaking or oscillation (if the value is too low).

Table 2. Feedback Resistor Selection for Various Gain Settings and I<sub>CC</sub>'s

Gain (V/V)	I <sub>CC</sub> (mA)			Unit
	9	3.4	1	
$A_V = +1$	700	1k	1k	$\Omega$
$A_V = +2$	700	1k	1k	$\Omega$
$A_V = -1$	500	750	1k	$\Omega$
$A_V = -2$	400	450	1k	$\Omega$
$A_V = +6$	500	500	1k	$\Omega$
$A_V = -6$	200	200	1k	$\Omega$
$A_V = +21$	1k	1k	1k	$\Omega$
$A_V = -20$	500	500	1k	$\Omega$

For  $I_{CC} > 9\text{mA}$  at any closed loop gain setting, a good starting point for  $R_F$  would be the 9mA value stated in [Table 2](#) above. This value could then be readjusted, if necessary, to achieve the desired response.

## PRINTED CIRCUIT LAYOUT & EVALUATION BOARDS

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 ([SNOA367](#)) for more information).

Use the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board Part Number
LMH6732MF	SOT-23	LMH730216
LMH6732MA	SOIC	LMH730227

The supply current adjustment resistor,  $R_P$ , in both evaluation boards should be tied to the appropriate potential to get the desired supply current. To do so, leave R2 (LMH730216) [ R5 (LMH730227) ] uninstalled. Jumper "Dis" connector to V-. Install R1 (LMH730216) [ R4 (LMH730227) ] to set the supply current.

REVISION HISTORY

Changes from Revision A (March 2013) to Revision B	Page
• Changed layout of National Data Sheet to TI format .....	<a href="#">21</a>

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">LMH6732MA/NOPB</a>	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 32MA
LMH6732MA/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMH67 32MA
<a href="#">LMH6732MF/NOPB</a>	Active	Production	SOT-23 (DBV)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A97A
LMH6732MF/NOPB.A	Active	Production	SOT-23 (DBV)   6	1000   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A97A
<a href="#">LMH6732MFX/NOPB</a>	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A97A
LMH6732MFX/NOPB.A	Active	Production	SOT-23 (DBV)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	A97A

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6732MF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMH6732MFX/NOPB	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6732MF/NOPB	SOT-23	DBV	6	1000	208.0	191.0	35.0
LMH6732MFX/NOPB	SOT-23	DBV	6	3000	208.0	191.0	35.0

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LMH6732MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMH6732MA/NOPB.A	D	SOIC	8	95	495	8	4064	3.05



## PACKAGE OUTLINE

**SOIC - 1.75 mm max height**

## SMALL OUTLINE INTEGRATED CIRCUIT



1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

### SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**DBV0006A****PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated