Features

## Serially Interfaced, 8-Digit LED Display Driver

#### **General Description**

The MAX7219 is a compact, serial input/output commoncathode display driver that interfaces microprocessors ( $\mu Ps$ ) to 7-segment numeric LED displays of up to 8 digits, bar-graph displays, or 64 individual LEDs. Included on-chip are a BCD code-B decoder, multiplex scan circuitry, segment and digit drivers, and an 8x8 static RAM that stores each digit. Only one external resistor is required to set the segment current for all LEDs.

A convenient 3-wire serial interface connects to all common µPs. Individual digits may be addressed and updated without rewriting the entire display. The MAX7219 also allows the user to select code-B decoding or no-decode for each digit.

The MAX7219 includes a 150µA low-power shutdown mode, analog and digital brightness control, a scan-limit register which allows the user to display from 1 to 8 digits, and a test mode which forces all LEDs on.

#### Applications

Bar-Graph Displays

7-Segment Displays

Industrial Controllers

Panel Meters

LED Matrix Displays

#### ♦ 10MHz Serial Interface

- Individual LED Segment Control
- Decode/No-Decode Digit Selection
- ♦ 150µA Low-Power Shutdown (Data Retained)
- ◆ Digital and Analog Brightness Control
- Display Blanked on Power-Up
- ◆ 24-Pin DIP and SO Packages
- ◆ Drives Common-Cathode LED Display


### **Ordering Information**


PART	TEMP. RANGE	PIN-PACKAGE
MAX7219CNG	0°C to +70°C	24 Narrow Plastic DIP
MAX7219CWG	0°C to +70°C	24 Wide SO
MAX7219C/D	0°C to +70°C	Dice*
MAX7219ENG	-40°C to +85°C	24 Narrow Plastic DIP
MAX7219EWG	-40°C to +85°C	24 Wide SO
MAX7219ERG	-40°C to +85°C	24 Narrow CERDIP

Contact factory for dice specifications.

### Pin Configuration

### **Typical Application Circuit**





/VI/IXI/VI\_ IN INTEGRATE IT IN INTEGRATE A PRODUCTS. Maxim Integrated Products 10-1

This Material Copyrighted By Its Respective Manufacturer

#### **ABSOLUTE MAXIMUM RATINGS**

V+ Voltage	
DIGO-DIĞ7 Sink Current	
SEG A-G, DP Source Current	
Input Voltage (any pin)	
Continuous Power Dissipation (T <sub>A</sub> = +85°C)	
Narrow Plastic DIP 0.87W	
Wide SO	
CERDIP 1.1W	

Operating Temperature Ranges:	
MAX7219C _ G	0°C to +70°C
MAX7219E _ G	40°C to +85°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10 sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**


(V+ = 5V  $\pm$ 10%, RSET = 9.53k $\Omega$   $\pm$ 1%, TA = TMIN to TMAX, unless otherwise noted.)


PARAMETER	SYMBOL.	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	V+		4.0		6.0	V
Shutdown Supply Current	la	DIN,CLK and LOAD = GND or V+, shutdown register set to 0, TA = +25°C			150	μА
		RSET = infinity			8	mA
Operating Supply Current	IOP	All segments and decimal points on, ISEGO = -40mA		330		mA
Display Scan Rate	fosc	V+ = 5V, 8 digits scanned	500	1300	2000	Hz
Digit Drive Sink Current	l <sub>D</sub> IGI	$T_A = +25^{\circ}C$ , $V_{+} = 5V$ , $V_{OUT} = 0.65V$	320			mA
Segment Drive Current Source	ISEGO	T <sub>A</sub> = +25°C, V+ = 5V, V <sub>OUT</sub> =V+ - 1V	-30	-37	-40	mA
Segment Drive Current Matching				3.0		%
Digit Drive Source Current	IDIGO	Digit off, V <sub>OUT</sub> = V+ - 0.3V	-2			mA
Segment Drive Current Sink	ISEGI	Segment off, V <sub>OUT</sub> = 0.3V	5			mA
LOGIC INPUTS						1
Input Current	I	DIN, CŁK and LOAD VIN = 0V VIN = V+			-1 1	μА
Logic 1 Input Voltage	VIH		3.5			V
Logic 0 Input Voltage	VIL				0.8	V
Hysteresis Voltage		DIN, CLK, and LOAD		1.0		V
Output High Voltage	VOH	DOUT   <sub>OUT</sub> = -1mA,   <sub>OUT</sub> -1μA	V+-1.0	V+		v
Output Low Voltage	VOL	DOUT, IOUT = 1.6mA			0.4	V
Data-Hold Time DATAIN to Clock	tiDH		0	-5		ns
Data-Setup Time DATAIN To Clock	tids		25			ns
Clock-to-Serial Output Prop Delay	topp	CLOAD = 50pF			25	ns
Clock Low Time	tckL		50			ns
Clock High Time	tckh		50			ns
Data-to-Segment Prop Delay (Note 1)	tospo	CLOAD = 50pF	0		2.25	ms
Load-Rising Edge to Next Clock Rising Edge	tLDCK		50			ns
Clock-to-Load Rising Edge Setup Time	tCKLD		0			ns
Load Low Time	tLDL		50			ns
Load High Time	tLDH		50			ns

N	o	te	1	:	Guarantee	d	by	design.
---	---	----	---	---	-----------	---	----	---------

10-2 \_\_\_\_\_\_ /VI/IXI/VI


### **Typical Operating Characteristics**





### Pin Description

PIN	NAME	FUNCTION
1	DIN	Serial Data Input. Data is loaded into an internal 16-bit shift register on the rising edge of CLK.
2, 3, 5-8, 10, 11	DIG0-7	8 digit drive lines that sink current from the display.
4, 9	GND	Ground (both GND pins must be connected)
12	LOAD	Load Data Input. On LOAD's rising edge, the last 16 bits of serial input data are latched.
13	CLK	Clock Input. 10MHz maximum rate. On CLK's rising edge, data is shifted into the internal shift register. On CLK's falling edge, data is clocked out of DOUT.
14-17, 20-23	SEG A-G, DP	7-segment drive and decimal point lines that source current to the display.
18	ISET	Connect to V+ through a resistor (Rset) to set the peak segment current (Refer to "Selecting Rset Resistor" section).
19	V+	Supply Voltage
24	DOUT	Serial Data Output. The data into DIN is valid at DOUT 16.5 clock cycles later.



**TABLE 1. SERIAL DATA FORMAT (16 BITS)** 

D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	l
X X	Х	X		ADDRESS			MSB			DATA	55	UZ J		LSB	

X = "don't care" bit




Figure 1. Timing Diagram

10-4 \_\_\_\_\_\_ /VI/IXI/VI

# Detailed Description Serial Addressing Modes

Serial data at DIN, sent in 16-bit packets, is shifted into the internal 16-bit shift register with each rising edge of CLK. The data is then latched into either the digit or control registers on the rising edge of LOAD. LOAD must go high concurrently with or after the 16th rising clock edge, but before the next rising clock edge or data will be lost. Data at DIN is propagated through the shift register and appears at DOUT 16.5 clock cycles later. Data is clocked out on the falling edge of CLK. Data bits are labeled D0-D15 (Table 1). D8-D11 contain the register address, D0-D7 contain the data, and D12-D15 are "don't care" bits. The first bit received is D15, the most significant bit (MSB).

#### **Digit and Control Registers**

Table 2 lists the 14 addressable digit and control registers. The digit registers are realized with an on-chip, 8x8 dual-port SRAM. They are addressed directly so that individual digits can be updated and retain data as long as V+ typically exceeds 2V. The control registers consist of: decode mode, display intensity, scan limit (number of scanned digits), shutdown, and display test (all LEDson). A no-operation (no-op) register is also included, which allows data to be passed from DIN to DOUT when devices are cascaded without changing the display or affecting any control registers.

#### Shutdown Mode

When the MAX7219 is in shutdown mode, the scan oscillator is halted, all segment current sources are pulled to ground, and all digit drivers are pulled to V+, thereby blanking the display. Data in the digit and control registers remains unaltered. Shutdown can be used to save power or as an alarm to flash the display by successively entering and leaving the shutdown mode. For minimum supply current in shutdown mode, logic inputs should be at ground or V+ (CMOS logic levels).

Typically, it takes less than 250µs for the MAX7219 to leave shutdown mode. Note that the display driver can still be programmed while in shutdown mode, and that shutdown mode can be overridden by the display-test function.

Table 3. Register Address Map

			ADDF	RESS		HEX	
REGISTER	D15-D12	D11	D10	D9	D8	CODE	
NO-OP	X	0	0	0	0	<u>X0</u>	
DIGIT 0	Х	0	0	0_	1	X1	
DIGIT 1	X	0	0	1	0	X2	
DIGIT 2	X	0	0	1	1	Х3	
DIGIT 3	X	0	1	0	0	X4	
DIGIT 4	X	0	1	0	1	X5	
DIGIT 5	X	0	1	1	0	X6	
DIGIT 6	X	0	1	1	1	X7	
DIGIT 7	X	0	0	0	0	X8_	
DECODE MODE	X	1	0	0	1_	Х9	
INTENSITY	X	1	0	1	0	XA	
SCAN LIMIT	X	1	0	1	1	XB	
SHUTDOWN	X	1	1	0	0	XC	
DISPLAY TEST	X	1	1	1	1	XF	

Table 3. Shutdown Register Format (Address (Hex) = XC)

	ADDR CODE	REGISTER DATA										
	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0			
SHUTDOWN MODE	xc	X	Х	Х	Х	X	X	X	0			
NORMAL OPERATION	XC	Х	Х	Х	Х	X	Х	Х	1			

#### Initial Power-Up

On initial power-up, all control registers are reset, the display is blanked, and the MAX7219 enters shutdown mode. Therefore the user must program the display driver prior to display use since it will initially be set to scan one digit, it will not decode data in the data registers, and the intensity register will be set to its minimum value.

#### **Decode-Mode Register**

The decode-mode register sets BCD code B (0-9, E, H, L, P, and –) or no-decode operation for each digit. Each bit in the register corresponds to one digit. A logic high selects code B decoding while a logic low bypasses the decoder. Examples of the decode mode control-register format are shown in Table 4.

10-5

Table 4. Decode-Mode Register Examples (Address (Hex) = X9)

		REGISTER DATA								
	D7	D6	D5	D4	D3	D2	D1	D0	(HEX CODE)	
NO DECODE FOR DIGITS 7-0	0	0	0	0	0	0	0	0	00	
CODE B DECODE FOR DIGIT 0 NO DECODE FOR DIGITS 7-1	0	0	0	0	0	0	0	1	01	
CODE B DECODE FOR DIGITS 3-0 NO DECODE FOR DIGITS 7-4	0	0	0	0	1	1	1	1	0F	
CODE B DECODE FOR DIGITS 7-0	1	1	1	1	1	1	1	1	FF	

Table 5. Code B Font

7-SEGMENT		RE	GISTE	R DAT	A		ON SEGMENTS = 1							
CHARACTER	D7*	D6-D4	D3	D2	D1	D0	DP*	A	В	С	D	E	F	G
00		X	0	0	0	0		1	1	1	1	1	1	0
1		X	0	0	0	1		0	1	1	0	0	0	0
2		Х	0	0	1	0		1	1	0	1	1	0	1
3		X	0	0	1	1		1	1	1	1	0	0	
4		×	0	1	0	0		0	1	1	0	0	<u></u>	1
5		X	0	1	0	1		1	0	1	1	0	1	1
6		X	0	1	1	0		1	0	1	1	1	1	1
77		X	0	1	1	1		1	1	1	0	0	0	0
8		X	1	0	0	0		1	1	1	1	1	1	
9		X	1	0	0	1		1	1	1	1	0	<del></del>	1
-		X	1	0	1	0		0	0	0	0	0	0	1
E		Х	1	0	1	1		1	0	0	1	1	1	1
Н		Х	1	1	0	0		0	1	1	0	1	1	<u>_</u>
L		X	1	1	0	1		0	0	0	1	1	1	0
Р		X	1	1	1	0		1	1	0	0	1	1	1
blank		X	1	1	1	1		0	0	0	0	0	<u> </u>	<u>,</u>

<sup>\*</sup> The decimal point is set by bit D7 = 1

When the code B decode mode is used, the decoder looks only at the lower nibble of the data in the digit registers (D3-D0), disregarding bits D4-D6. D7, which sets the decimal point (SEG DP), is independent of the decoder and is positive logic (D7=1 turns the decimal point on). The code-B font is listed in Table 5.

#### Intensity Control and Interdigit Blanking

The MAX7219 allows the display brightness to be controlled with an external resistor (RSET) connected between V+ and ISET, and digitally using the intensity register. The peak current sourced from the segment drivers will nominally be 100 times the current entering ISET. This resistor can either be fixed, or variable to allow

brightness adjustment from the front panel. Its minimum value should be  $9.53k\Omega$ , which typically sets the segment current at 37mA.

Digital control of segment current is provided by an internal pulse-width modulated DAC, which is loaded from the lower nibble of the intensity register. The DAC scales the average segment current in 16 steps from a maximum of 31/32, down to 1/32 of the peak current set by RSET. The intensity register format is listed in Table 6. Maximum brightness occurs with a duty cycle of 31/32 because the interdigit blanking time is set to 1/32 of a cycle. Interdigit blanking time can be increased by decreasing the duty cycle.

10-6	
10-0	/VI/IXI/VI

Table 6. Intensity Register Format (Address (Hex) = XA)

DUTY	REGISTER DATA							(HEX	
CYCLE	D7	D6	D5	D4	D3	D2	D1	D0	CODE)
1/32 (min on)	Х	×	Х	X	0	0	0	0	X0
3/32	Х	Χ_	Χ_	X	0	_0	0	1	X1
5/32	Х	Χ	X	Χ_	0	0	1	0	X2
7/32	Х	X	Χ	Χ_	0_	0	1	1	X3
9/32	Х	X	Χ	Χ	0_	1_	0_	0	X4
11/32	X	X	X	Χ	0	1_	0_	1	X5
13/32	X	X	X	X	0	_1	1	0	X6
15/32	X	X	Х	X	0	1	1	1	X7
17/32	X	X	X	X	1	0	0	0	X8
19/32	X	X	X	Х	1	0	0	1	X9
21/32	X	X	X	X	1	0	1	0	XA
23/32	X	X	X	Х	1	0	1	1	XB
25/32	X	X	X	X	1	1	0	0	XC
27/32	X	X	X	Х	1	1	0	1	XD
29/32	X	X	X	X	1	1	1	0	ΧE
31/32 (max on)	Х	Х	Х	Х	1	1	1	1	XF

#### Scan-Limit Register

The scan-limit register sets how many digits are displayed, from 1 to 8. They are displayed in a multiplexed manner with a typical display scan rate of 1300Hz with 8 digits displayed. If fewer digits are displayed, the scan rate is 8fosc/N, where N is the number of digits scanned. Since the number of scanned digits affects the display brightness, the scan-limit register should not be used to blank portions of the display (such as leading zero suppression). The scan-limit register format is listed in Table 7.

If the scan-limit register is set for three digits or less, individual digit drivers will dissipate excessive amounts of power. Consequently, the value of the RSET resistor must be adjusted according to the number of digits displayed, to limit individual digit driver power dissipation. Table 8 lists the number of digits displayed and the corresponding maximum recommended segment current when the internal digit drivers are used.

#### Display-Test Register

The display-test register has two modes of operation, normal and display-test. Display-test mode turns all LEDs on by overriding all control and digit registers, including the shutdown register. The data in these registers is not altered. In display-test mode, 8 digits are scanned and the duty cycle is 31/32. The display-test register format is listed in Table 9.

Table 7. Scan-Limit Register Format (Address (Hex) = XB)

	D7				ER D3			D0	(HEX CODE)
*DISPLAY DIGIT 0 ONLY	X	Х	X	Х	Χ	0	0	0_	XO
*DISPLAY DIGITS 0 & 1	X	Χ	Χ	Χ	Х	0	0	1	X1
*DISPLAY DIGITS 0 1 2	X	Х	Χ	Χ	Х	0	1	0	X2
DISPLAY DIGITS 0 1 2 3	X	Х	Χ	X	Χ	0	1	_1_	X3
DISPLAY DIGITS 0 1 2 3 4	X	X	Х	X	Х	1	0	0	X4
DISPLAY DIGITS 0 1 2 3 4 5	Х	Х	Х	X	Х	1	0	1	X5
DISPLAY DIGITS 0 1 2 3 4 5 6	Х	Х	X	X	Х	1	1	0	X6
DISPLAY DIGITS 0 1 2 3 4 5 6 7	Х	Х	Х	Х	X	1	1	1	X7

<sup>\*</sup> See "Scan-Limit Register" text for application.

Table 8. Maximum Segment Current for 1, 2 or 3 Digit Displays

NUMBER OF DIGITS DISPLAYED	MAXIMUM SEGMENT CURRENT
1	10mA
2	20mA
3	30mA

Table 9. Display-Test Register Format (Address (Hex) = XF)

, , ,			REG	IST	ER C	ATA		
	<b>D7</b>	D6	D5	D4	D3	D2	D1	D0
NORMAL OPERATION	Χ	Χ	X	Х	Χ	X	Χ	_0
DISPLAY TEST MODE	X	X	X	X	X	Χ	Χ	1

#### No-Op Register

The no-op register is used when cascading MAX7219s. Connect all devices' LOAD inputs together and connect DOUT to DIN on adjacent MAX7219s. DOUT is a CMOS logic level output that easily drives DIN of a successively cascaded MAX7219. Refer to the "Serial Addressing Modes" section for detailed information on serial input/output timing. For example, if four MAX7219s are cascaded, then to write to the fourth chip, send the desired 16-bit word, followed by three no-op codes (hex X0XX, see Table 2). When load goes high, data is latched in all devices. The first three chips receive no-op commands, and the fourth receives the intended data.

/VI/IX1/VI...

10-7

# Applications Information Supply Bypassing and Wiring

To minimize power-supply ripple due to the peak digit driver currents, connect a  $10\mu F$  electrolytic and a  $0.1\mu F$  ceramic capacitor between V+ and GND as close to the device as possible. The MAX7219 should be placed in close proximity to the LED display, and connections should be kept as short as possible to minimize the effects of wiring inductance and electromagnetic interference. Also, both GND pins must be connected to ground.

### Selecting R<sub>SET</sub> Resistor and Using External Drivers

The current per segment is approximately 100 times the current in ISET. To select RSET, see Table 10. The MAX7219's maximum allowable segment current is 40mA. For an LED forward voltage drop of 2.5V, RSET must be greater than 9.53k. For segment current levels above the MAX7219 limits, external drivers will be needed. In this application, the MAX7219 serves as only a controller for other high-current drivers or transistors. Therefore, to conserve power in the MAX7219, use RSET = 47k when using external current sources as segment drivers.

The example in Figure 2 uses the MAX7219's segment drivers, a MAX333 single-pole double-throw analog switch, and external transistors to drive 4.0" AND4107SCL common-cathode displays. The 5.6V zener diode has been added in series with the decimal point LED because the decimal point LED forward voltage is typically 4.2V, while for all other segments the LED forward voltage is typically 8V. Note that since external transistors are used to sink current (DIG 0 and DIG 1 are used as logic switches), peak segment currents of 40mA are allowed even though only two digits are displayed. In applications where the MAX7219's digit drivers are used to sink current and fewer than four digits are displayed, see Table 8 which specifies the maximum allow-

Table 10. RSET vs. Segment Current and LED Forward Voltage

	V <sub>LED</sub> (V)								
ISEG (mA)	1.5	2	2.5	3	3.5				
40	11.3	10.4	9.8	8.9	7.8				
30	16.3	15	14	12.9	11.4				
20	26.2	24.6	22.8	20.9	18.6				
10	60.1	56	51.7	47	41.9				

able segment current. RSET must be selected accordingly (see Table 10).

Refer to the "Power Dissipation" section to calculate acceptable limits for ambient temperature, segment current, and the LED forward-voltage drop.

Table 11. Package Thermal Resistance Data

PACKAGE	THERMAL RESISTANCE (θJA)
24 Narrow DIP	+75°C/W
24 Wide SO	+85°C/W
24 CERDIP	+60°C/W
Maximum Junction Temp	erature (T <sub>J</sub> ) = +150°C
Maximum Ambient Temp	erature (T <sub>A</sub> ) = +85°C

#### **Computing Power Dissipation**

The upper limit for power dissipation (PD) for the MAX7219 is determined from the following equation:

$$PD = (V + x 8mA) + (V + - V_{LED})(DUTY \times ISEG \times N)$$
  
where:

V+ = Supply Voltage

DUTY = Duty Cycle set by intensity register

N = number of segments driven (worst case is 8)

VLED = LED forward voltage

ISEG = Segment Current set by RSET

Dissipation Example:

ISEG = 40mA, N = 8, DUTY = 31/32, VLED = 1.8V at 40mA, V+ = 5.25V

PD = 
$$5.25V(8mA) + (5.25V - 1.8V)(31/32 \times 40mA \times 8)$$
  
=  $1.11W$ 

Thus, for a CERDIP package ( $\theta_{JA} = +60C^{\circ}/W$ ), the maximum allowed ambient temperature TA is given by:

 $T_{J}max = T_{A} + PD \times \theta_{JA}$ 

 $+150^{\circ}C = TA + 1.11W \times +60^{\circ}CW$ 

 $T_A = +83.4^{\circ}C$ 

#### Cascading Drivers

The example in Figure 3 drives 16 digits using a 3-wire  $\mu P$  interface. If the number of digits is not a multiple of 8, set both drivers' scan-limit registers to the same number so one display will not appear brighter than the other. For example, if 12 digits are needed, use 6 digits per display

10-8

/VI/IXI/VI




Figure 2. MAX7219 Driving 4 Inch Displays

/VI/IXI/VI \_\_\_\_\_\_\_\_\_10-9

with both scan-limit registers set for 6 digits so that both displays have a 1/6 duty cycle per digit. If 11 digits are needed, set both scan-limit registers for 6 digits and leave one digit driver unconnected. If one display is set

for 6 digits and the other for 5 digits, the second display will appear brighter because its duty cycle per digit will be 1/5 while the first display's will be 1/6. Refer to the "No Op Register" section for additional information.





Figure 3. Cascading MAX7219s to drive 16 7-segment LED digits.

### Chip Topography



10-10 \_\_\_\_\_\_ /VI/XI/VI