

3.3V ABT Octal Transceiver/register, non-inverting (3-State)

74LVT652

FEATURES

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 3-State outputs
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus

- Power-up 3-State
- Power-up reset
- Latch-up protection exceeds 500mA per JEDEC JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The LVT652 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVT652 transceiver/register consists of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OEAB, $\overline{OEBA}$) and Select (SAB, SBA) pins are provided for bus management.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}$; $GND = 0V$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50\text{pF}$; $V_{CC} = 3.3V$	2.8	ns
C_{IN}	Input capacitance	$V_I = 0V$ or $3V$	4.5	pF
C_{IO}	I/O capacitance	Outputs disabled; $V_{IO} = 0V$ or $3V$	11	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6V$	.13	mA


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
24-Pin Plastic Small Outline Large (300mil) (SOL)	-40°C to $+85^{\circ}\text{C}$	74LVT652D	SOT137-1
24-Pin Plastic Shrink Small Outline (SSOP) Type II	-40°C to $+85^{\circ}\text{C}$	74LVT652DB	SOT340-1
24-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I	-40°C to $+85^{\circ}\text{C}$	74LVT652PW	SOT355-1


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



7110826 0075830 768

May 20, 1994

6 - 57

853-1748 12967


3.3V ABT Octal transceiver/register, non-inverting (3-State)

74LVT652

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 23	CPAB / CPBA	A to B clock input / B to A clock input
2, 22	SAB / SBA	A to B select input / B to A select input
3, 21	OEAB / OEBA	A to B Output Enable input (active-High) / B to A Output Enable input (active-Low)
4, 5, 6, 7, 8, 9, 10, 11	A0 – A7	Data inputs/outputs (A side)
20, 19, 18, 17, 16, 15, 14, 13	B0 – B7	Data inputs/outputs (B side)
12	GND	Ground (0V)
24	V _{CC}	Positive supply voltage

LOGIC DIAGRAM




3.3V ABT Octal transceiver/register, non-inverting (3-State)

74LVT652

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74LVT652.

The select pins determine whether data is stored or transferred through the device in real time.

The output enable pins determine the direction of the data flow.



FUNCTION TABLE

INPUTS						DATA I/O		OPERATING MODE
OEAB	OEBA	CPAB	CPBA	SAB	SBA	An	Bn	
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified** Output*	Store A, Hold B Store A in both registers
L	X	H or L	↑	X	X	Unspecified** Output*	Input	Hold A, Store B Store B in both registers
L	L	X	X	X	L	Output	Input	Real time B data to A bus Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real time A data to B bus Store A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus Stored B data to A bus

H = High voltage level

L = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

* The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

** If both Select controls (SAB and SBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must be staggered in order to load both registers.

7110826 0075832 530

May 20, 1994

6 - 59

3.3V ABT Octal transceiver/register, non-inverting (3-State)

74LVT652

ABSOLUTE MAXIMUM RATINGS^{1,2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +4.6	V
I_{IK}	DC input diode current	$V_I < 0$	-50	mA
V_I	DC input voltage ³		-0.5 to +7.0	V
I_{OK}	DC output diode current	$V_O < 0$	-50	mA
V_{OUT}	DC output voltage ³	Output in Off	-0.5 to +7.0	V
I_{OUT}	DC output current	Output in Low state	128	mA
		Output in High state	-64	
T_{stg}	Storage temperature range		-65 to +150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage	2.7	3.6	V
V_I	Input voltage	0	5.5	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Input voltage		0.8	V
I_{OH}	High-level output current		-32	mA
I_{OL}	Low-level output current		32	mA
	Low-level output current; current duty cycle $\leq 50\%$; $f \geq 1\text{kHz}$		64	
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10	ns/V
T_{amb}	Operating free-air temperature range	-40	+85	°C

7110826 0075833 477

May 20, 1994

6 - 60

3.3V ABT Octal transceiver/register, non-inverting (3-State)

74LVT652

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Temp = -40°C to +85°C			
			MIN	TYP ¹	MAX	
V _{IK}	Input clamp voltage	V _{CC} = 2.7V; I _{IK} = -18mA		-0.9	-1.2	V
V _{OH}	High-level output voltage	V _{CC} = 2.7 to 3.6V; I _{OH} = -100μA	V _{CC} -0.2	V _{CC} -0.1		V
		V _{CC} = 2.7V; I _{OH} = -8mA	2.4	2.5		
		V _{CC} = 3.0V; I _{OH} = -32mA	2.0	2.2		
V _{OL}	Low-level output voltage	V _{CC} = 2.7V; I _{OL} = 100μA		0.1	0.2	V
		V _{CC} = 2.7V; I _{OL} = 24mA		0.3	0.5	
		V _{CC} = 3.0V; I _{OL} = 16mA		0.25	0.4	
		V _{CC} = 3.0V; I _{OL} = 32mA		0.3	0.5	
		V _{CC} = 3.0V; I _{OL} = 64mA		0.4	0.55	
V _{RST}	Power-up output low voltage ⁵	V _{CC} = 3.6V; I _O = 1mA; V _I = GND or V _{CC}		0.13	0.55	V
I _I	Input leakage current	V _{CC} = 3.6V; V _I = V _{CC} or GND	Control pins	±0.1	±1	μA
		V _{CC} = 0 or 3.6V; V _I = 5.5V		1.0	10	
		V _{CC} = 3.6V; V _I = 5.5V	I/O Data pins ⁴	1.0	20	
		V _{CC} = 3.6V; V _I = V _{CC}		0.1	1	
		V _{CC} = 3.6V; V _I = 0		-1	-5	
I _{OFF}	Output off current	V _{CC} = 0V; V _I or V _O = 0 to 4.5V		1	±100	μA
I _{HOLD}	Bus Hold current A or B ports	V _{CC} = 3V; V _I = 0.8V	75	150		μA
		V _{CC} = 3V; V _I = 2.0V	-75	-150		μA
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 3.0V		60	125	μA
I _{PU/PD}	Power up/down 3-State output current ³	V _{CC} ≤ 1.2V; V _O = 0.5V to V _{CC} ; V _I = GND or V _{CC} ; OE/OE = Don't care		15	±100	μA
I _{CCH}	Quiescent supply current	V _{CC} = 3.6V; Outputs High, V _I = GND or V _{CC} , I _O = 0		0.13	0.19	mA
I _{CCL}		V _{CC} = 3.6V; Outputs Low, V _I = GND or V _{CC} , I _O = 0		3	12	
I _{CCZ}		V _{CC} = 3.6V; Outputs Disabled; V _I = GND or V _{CC} , I _O = 0		0.13	0.19	
ΔI _{CC}	Additional supply current per input pin ²	V _{CC} = 3V to 3.6V; One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND		0.1	0.2	mA

NOTES:

1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^\circ C$.
2. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND .
3. This parameter is valid for any V_{CC} between $0V$ and $1.2V$ with a transition time of up to $10msec$. From $V_{CC} = 1.2V$ to $V_{CC} = 3.3V \pm 0.3V$ a transition time of $100\mu sec$ is permitted. This parameter is valid for $T_{amb} = 25^\circ C$ only.
4. Unused pins at V_{CC} or GND .
5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

7110826 0075834 303

May 20, 1994

6 - 61

3.3V ABT Octal transceiver/register, non-inverting (3-State)

74LVT652

AC CHARACTERISTICS

GND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$; $T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$	
			MIN	TYP ¹	MAX	MAX	
f_{MAX}	Maximum clock frequency	1	150	180			MHz
t_{PLH} t_{PHL}	Propagation delay CPAB to Bn or CPBA to An	1	1.8 2.0	3.7 3.7	6.0 5.7	6.9 6.4	ns
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	2	1.2 1.0	2.8 2.6	4.7 4.6	5.5 5.3	ns
t_{PLH} t_{PHL}	Propagation delay SAB to Bn or SBA to An	3	1.4 1.4	3.7 4.0	6.4 6.2	7.6 6.8	ns
t_{PZH} t_{PZL}	Output enable time OEBA to An	5 6	1.0 1.0	2.9 3.0	5.8 6.0	7.2 7.3	ns
t_{PHZ} t_{PLZ}	Output disable time OEBA to An	5 6	2.2 1.8	3.9 3.2	6.5 5.8	6.9 5.9	ns
t_{PZH} t_{PZL}	Output enable time OEAB to Bn	5 6	1.0 1.2	3.3 3.4	6.5 6.3	7.5 7.1	ns
t_{PHZ} t_{PLZ}	Output disable time OEAB to Bn	5 6	1.7 1.5	4.5 3.8	7.2 5.8	8.1 6.3	ns

NOTE:

1. All typical values are at $V_{CC} = 3.3V$ and $T_{\text{amb}} = 25^\circ\text{C}$.

AC SETUP REQUIREMENTS

GND = 0V, $t_R = 2.5\text{ns}$, $t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$, $T_{\text{amb}} = 40^\circ\text{C}$ to 85°C

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V			T _{amb} = -40 to +85°C V _{CC} = +5.0V ±0.5V		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Setup time ¹ An to CPAB, Bn to CPBA	4	1.5 2.2	0.9 1.1		1.6 2.5		ns
t _h (H) t _h (L)	Hold time ¹ An to CPAB, Bn to CPBA	4	0 0	-1.0 -1.0		0.0 0.0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	1	3.3 3.3	1.0 2.0		3.3 3.3		ns

NOTE:

1. This data sheet limit may vary among suppliers.

7110826 0075835 24T


May 20, 1994

6 - 62


3.3V ABT Octal transceiver/register, non-inverting (3-State)

74LVT652


AC WAVEFORMS

 $V_M = 1.5V$, $V_{IN} = GND$ to $2.7V$



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, An to Bn or Bn to An, SAB to Bn or SBA to An




Waveform 3. Propagation Delay, SBA to An or SAB to Bn



Waveform 4. Data Setup and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

3.3V ABT Octal transceiver/register, non-inverting (3-State)

74LVT652

TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs

SWITCH POSITION


TEST	SWITCH
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6V
t_{PHZ}/t_{PZH}	GND

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



$V_M = 1.5V$
Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74LVT	2.7V	$\leq 10\text{MHz}$	500ns	$\leq 2.5\text{ns}$	$\leq 2.5\text{ns}$