

# PFM™ in a VIA Package AC-DC Converter

PFM4414xB6M24D0yzz



# Isolated AC-DC Converter with PFC

### **Features & Benefits**

- Universal input (85 to 264V<sub>AC</sub>)
- 24V<sub>OUT</sub>, regulated, isolated
- 400W maximum power
- High efficiency
- Built-in EMI filtering
- Chassis mount or board mount packaging options
- Always-on, self-protecting converter control architecture
- SELV Output
- Two temperature grades including operation to -40°C
- Robust package
- Versatile thermal management
- Safe and reliable secondary-side energy storage
- High MTBF
- 140W/in<sup>3</sup> power density
- 4414 package
- AC Input Front-End Module provides external rectification and transient protection (VIA AIM™ sold separately)

## **Typical Applications**

- Small cell base stations
- · Telecom switching equipment
- LED lighting
- Industrial power systems

Product	Ratings
V <sub>IN</sub> = 85 – 264V	$P_{OUT} = up to 400W$
V <sub>OUT</sub> = 24V	I <sub>OUT</sub> = 16.7A

## **Product Description**

The PFM in a VIA Package is a highly advanced 400W AC-DC converter operating from a rectified universal AC input which delivers an isolated and regulated Safety Extra Low Voltage (SELV) 24V secondary output.

This unique, ultra-low profile module incorporates AC-DC conversion, integrated filtering and transient surge protection in a chassis mount or PCB mount form factor.

The PFM enables a versatile two-sided thermal strategy which greatly simplifies thermal design challenges.

When combined with downstream Vicor DC-DC conversion components and regulators, the PFM allows the Power Design Engineer to employ a simple, low-profile design which will differentiate his end-system without compromising on cost or performance metrics.




# **Part Ordering Information**

Product Function	Package Length	Package Width	Package Type	Input Voltage	Range Ratio	Output Voltage (Range)	Max Output Power	Product Grade	Optio	on Field
PFM	44	14	Х	В6	М	24	D0	у	Z	Z
PFM = Power Factor Module	Length in Inches x 10	Width in Inches x 10	B = Board VIA V = Chassis VIA		Internal	Reference		C = -20 to 100°C T = -40 to 100°C	04 = Short	sis/Always On Pin/Always On Pin/Always On




## **Typical PCB Mount Applications**



The PCB terminal option allows mounting on an industry standard printed circuit board, with two different pin lengths. Vicor offers a variety of downstream DC-DC converters driven by the 24V output of the PFM in a VIA package. The 24V output is usable directly by loads that are tolerant of the PFC line ripple, such as fans, motors, relays, and some types of lighting. Use downstream DC-DC Point of Load converters where more precise regulation is required.

Parts List for Typical PCB Mount Applications										
J1	Qualtek 703W IEC 320-C14 Power Inlet									
F1	<b>Littelfuse</b> 0216008.MXP 8A 250V <sub>AC</sub> 5 x 20mm holder									
M1	Vicor AIM™ AIM1714BB6MC7D5yzz									
M2	Vicor PFM™ PFM4414BB6M24D0yzz									
	<b>Nichicon</b> UVR1V153MRD 15,000μF 35V 4.3A 25 x 50mm bent 90°, x 3 pcs <b>or</b>									
C1, C2, (C3)	<b>CDE</b> 380LX153M035A022 15,000µF 35V 5.6A 35 x 30mm snap in, x 3 pcs <b>or</b>									
	<b>Sic Safco</b> Cubisic LP A712062 22,000μF 35V 5.8A 45 x 75 x 12mm rectangular, x 2 pcs <b>or CDE</b> MLPE1566 22,000μF 35V 8.4A 45 x 76 x 12.5mm x 2 pcs.									
MOV	Littelfuse TMOV20RP300E VARISTOR 10kA 300V 250 J 20mm									


# **Typical Chassis Mount Applications**



The PFM in a VIA package is available in Chassis Mount option, saving the cost of a PCB and allowing access to both sides of the power supply for cooling. The parts list below minimizes the number of interconnects required between necessary components, and selects components with terminals traditionally used for point to point chassis wiring.

Parts List for Typical Chassis Mo	ount Applications
J1	Qualtek 719W or 723W IEC 320-C14 Power Inlet
F1	Littelfuse 0216008.MXP 8A 250 VAC 5 x 20mm in J1, or separate fuse holder
M1	Vicor AIM™ AIM1714VB6MC7D5y00
M2	Vicor PFM™ PFM4414VB6M24D0y00
C1, C2, C3	Nichicon LNT1V153MSE 15,000µF 35V 5.1A 35 x 83mm screw terminal or
C1	<b>Kemet</b> ALS30A473KE040 47,000μF 40V 14.2A 51 x 84mm screw terminal
MOV	Littelfuse TMOV20RP300E VARISTOR 10kA 300V 250 J 20mm

# **Pin Configuration**



Please note that these Pin drawings are not to scale.

## **Pin Descriptions**

Pin Number	Signal Name	Туре	Function
1	+IN	INPUT POWER	Positive input power terminal
2	-IN	INPUT POWER RETURN	Negative input power terminal
3	+OUT	OUTPUT POWER	Positive output power terminal
4	-OUT	OUTPUT POWER RETURN	Negative output power terminal




## **Absolute Maximum Ratings**

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
Input Voltage +IN to -IN	1ms max	0	600	$V_{PK}$
Input Voltage (+IN to -IN)	Continuous, Rectified	0	275	$V_{RMS}$
Output Voltage (+OUT to –OUT)		-0.5	29	V <sub>DC</sub>
Output Current		0.0	24.7	А
Screw Torque	4 mounting, 2 input, 2 output		4 (0.45)	in/lbs (N-m)
Operating Junction Temperature	T-Grade	-40	125	°C
Storage Temperature	T-Grade	-65	125	°C
Dielectric Withstand *	See note below			
Input-Case	Basic Insulation	2121		V <sub>DC</sub>
Input-Output	Reinforced Insulation (Internal ChiP tested at 4242V <sub>DC</sub> prior to assembly.)	2121		V <sub>DC</sub>
Output-Case	Functional Insulation	707		V <sub>DC</sub>

<sup>\*</sup> Please see Dielectric Withstand section. See page 18.



Safe Operating Area

# **Electrical Specifications**

Specifications apply over all line and load conditions, 50Hz and 60Hz line frequencies,  $T_J = 25^{\circ}\text{C}$ , unless otherwise noted; **boldface** specifications apply over the temperature range of the specified product grade.  $C_{OUT}$  is 44,000 $\mu$ F ±20% unless otherwise specified.

Attribute	Symbol	Conditions / Notes	Min	Max	Unit	
		Down Innut Consideration				
Input Voltage Range,		Power Input Specification				
Continuous Operation	V <sub>IN</sub>		85		264	V <sub>RMS</sub>
Input Voltage Range, Transient, Non-Operational (Peak)	V <sub>IN</sub>	1ms			600	V
Input Voltage Cell Reconfiguration Low-to-High Threshold	V <sub>IN-CR+</sub>			145	148	$V_{RMS}$
Input Voltage Cell Reconfiguration High-to-Low Threshold	V <sub>IN-CR-</sub>		132	135		$V_{\text{RMS}}$
Input Current (Peak)	I <sub>INRP</sub>	See Figure 8, Startup Waveforms			12	А
Source Line Frequency Range	f <sub>line</sub>		47		63	Hz
Power Factor	PF	Input power >200W		0.96		-
Input Inductance, Maximum	L <sub>IN</sub>	Differential mode inductance, common mode inductance may be higher. See section "Source Inductance Considerations" on page 15.			1	mH
Input Capacitance, Maximum	C <sub>IN</sub>	After AIM™, between +IN and –IN			1.5	μF
		No Load Specification				
Input Power – No Load, Maximum	P <sub>NL</sub>	no Loud Specification			7	W
input rower – No Load, Maximum	FNL				/	VV
		Power Output Specification				
Output Voltage Set Point	V <sub>OUT</sub>	$V_{IN} = 230V_{RMS}$ , 100% load	23	24	25	V
Output Voltage, No Load	Over all operating steady state line conditions.				27	V
Output Voltage Range (Transient)	V <sub>OUT</sub>	Non-faulting abnormal line and load transient conditions	15		28.8	V
Output Power	P <sub>OUT</sub>	See SOA on Page 5			400	W
		$V_{IN} = 230V$ , full load, exclusive of AIM losses	90.5	92		%
Efficiency	η	85V < V <sub>IN</sub> < 264V, full load, exclusive of AIM losses	90			%
		85V < V <sub>IN</sub> < 264V, 75% load, exclusive of AIM losses	90			%
Output Voltage Ripple, Switching Frequency	V <sub>OUT-PP-HF</sub>	Over all operating steady-state line and load conditions, 20MHz BW, measured at output, Figure 5		100	1000	mV
Output Voltage Ripple Line Frequency	V <sub>OUT-PP-LF</sub>	Over all operating steady-state line and load conditions, 20MHz BW		1.5	3.5	V
Output Capacitance (External)	C <sub>OUT-EXT</sub>	Allows for ±20% capacitor tolerance	27000		60000	μF
Output Turn-On Delay	T <sub>ON</sub>	From V <sub>IN</sub> applied		500	1000	ms
Start-Up Setpoint Acquisition Time	T <sub>SS</sub>	Full load		500	1000	ms
Cell Reconfiguration Response Time	T <sub>CR</sub>	Full load		5.5	11	ms
Voltage Deviation (Transient)	%V <sub>OUT-TRANS</sub>		-37.5		20	%
Recovery Time	T <sub>TRANS</sub>			300	600	ms
Line Regulation	%V <sub>OUT-LINE</sub>	Full load			3	%
Load Regulation	%V <sub>OUT-LOAD</sub>	10% to 100% load			3	%
Output Current (Continuous)	I <sub>OUT</sub>	SOA			16.7	А
Output Current (Transient)	I <sub>OUT-PK</sub>	20ms duration, average power ≤P <sub>OUT</sub> , max			24.7	А




# **Electrical Specifications (Cont.)**

Specifications apply over all line and load conditions, 50Hz and 60Hz line frequencies,  $T_J = 25^{\circ}\text{C}$ , unless otherwise noted; **boldface** specifications apply over the temperature range of the specified product grade.  $C_{OUT}$  is 44,000 $\mu$ F ±20% unless otherwise specified.


Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Powertrain Protections				
Input Undervoltage Turn-On	V <sub>IN-UVLO+</sub>	See Timing Diagram		74	83	$V_{RMS}$
Input Undervoltage Turn-Off	V <sub>IN-UVLO-</sub>		65	71		$V_{RMS}$
Input Overvoltage Turn-On	V <sub>IN-OVLO-</sub>	See Timing Diagram	265	270		$V_{RMS}$
Input Overvoltage Turn-Off	V <sub>IN-OVLO+</sub>			273	287	$V_{RMS}$
Output Overvoltage Threshold	V <sub>OUT-OVLO+</sub>	Instantaneous, latched shutdown	29	30.5	32	V
Upper Start / Restart Temperature Threshold (Case)	T <sub>CASE-OTP-</sub>		100			°C
Overtemperature Shutdown Threshold (Junction)	T <sub>J-OTP+</sub>			125		°C
Overtemperature Shutdown Threshold (Case)	T <sub>CASE-OTP+</sub>			110		°C
Overcurrent Blanking Time	T <sub>oc</sub>	Based on line frequency	400	460	550	ms
Input Overvoltage Response Time	T <sub>POVP</sub>			40		ms
Input Undervoltage Response Time	T <sub>UVLO</sub>	Based on line frequency		200		ms
Output Overvoltage Response Time	T <sub>SOVP</sub>	Powertrain on		30		ms
Short Circuit Response Time	T <sub>SC</sub>	Powertrain on, operational state		270		μs
Fault Retry Delay Time	T <sub>OFF</sub>	See Timing Diagram		10		S
Output Power Limit	P <sub>PROT</sub>	50% overload for 20ms typ allowed	400			W



# **Timing Diagram**




# **Timing Diagram (Cont.)**




## **Application Characteristics**




Figure 1 — Full load efficiency vs. line voltage




**Figure 3** — Typical input current harmonics, full load vs. V<sub>IN</sub> using typical applications circuit on pages 2 & 3




**Figure 5** — Typical switching frequency output voltage ripple waveform,  $T_{CASE} = 30^{\circ}\text{C}$ ,  $V_{IN} = 230V$ ,  $I_{OUT} = 16.7A$ , no external ceramic capacitance, 20MHz BW



**Figure 2** — Typical no load power dissipation vs.  $V_{IN}$ , module enabled




**Figure 4** — Typical power factor vs.  $V_{IN}$  and  $I_{OUT}$  using typical applications circuit on pages 2 & 3




**Figure 6** — Typical line frequency output voltage ripple waveform,  $T_{CASE} = 30^{\circ}\text{C}$ ,  $V_{IN} = 230V$ ,  $I_{OUT} = 16.7A$ ,  $C_{OUT} = 44,000\mu\text{F}$ . 20MHz BW




## **Application Characteristics (Cont.)**




**Figure 7** — Typical output voltage transient response,  $T_{CASE} = 30$ °C,  $V_{IN} = 230$ V,  $I_{OUT} = 16.7$ A, 4.2A  $C_{OUT} = 44,000\mu$ F




**Figure 9** — 230V, 120V range change transient response,  $I_{OUT} = 16.7A$ ,  $C_{OUT} = 44,000 \mu F$ 




**Figure 11** — Line drop out, 90° phase,  $V_{IN} = 230V$ ,  $I_{OUT} = 16.7A$ ,  $C_{OUT} = 44,000 \mu F$ 



**Figure 8** — Typical startup waveform, application of  $V_{IN}$ ,  $R_{LOAD} = 1.4\Omega$ ,  $C_{OUT} = 44,000 \mu F$ 




**Figure 10** — Line drop out, 230V 50Hz, 0° phase,  $I_{OUT} = 16.7A$ ,  $C_{OUT} = 44,000\mu F$ 




**Figure 12** — Typical line current waveform,  $V_{IN}$  = 120V,  $60Hz~I_{OUT}$  = 16.7A,  $C_{OUT}$  = 44,000 $\mu$ F


## **Application Characteristics (Cont.)**




**Figure 13** — Typical EMI Spectrum, QPk, Average Scan, 90% load,  $115V_{IN}$ ,  $C_{OUT} = 44,000\mu F$  using Typical Chassis Mount Application Circuit




**Figure 15** —  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$  and  $I_{OUT}$ ,  $T_{CASE} = -40^{\circ}\text{C}$ 



**Figure 17** —  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$  and  $I_{OUT}$ ,  $T_{CASE} = 80^{\circ}\text{C}$ 



**Figure 14** — Typical EMI Spectrum, QPk, Average Scan, 90% load, 230V<sub>IN</sub>, C<sub>OUT</sub> = 44,000μF using Typical Chassis Mount Application Circuit



**Figure 16** —  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$  and  $I_{OUT}$ ,  $T_{CASE} = 25^{\circ}\text{C}$ 

## **General Characteristics**

Specifications apply over all line and load conditions, 50Hz and 60Hz line frequencies,  $T_C = 25^{\circ}C$ , unless otherwise noted.; **boldface** specifications apply over the temperature range of the specified Product Grade.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Mechanical				
Length	L			110.6 / [4.35]		mm / [in]
Width	W			35.5 / [1.40]		mm / [in]
Height	Н			9.3 / [0.37]		mm / [in]
Volume	Vol	Without heatsink		36.9 / [2.25]		cm <sup>3</sup> / [in <sup>3</sup> ]
Weight	W			148 / [5.2]		g / [oz]
Pin material		C145 copper, half hard				
Underplate		Low stress ductile nickel	50		100	μin
Pin Finish		Palladium	0.8		6	μin
FIII FIIIISII		Soft Gold	0.12		2	μin
		Thermal				
Operating Case Temperature	T <sub>C</sub>	C-Grade, see derating curve in SOA	-20		100	°C
Operating Case lemperature	1,5	T-Grade, see derating curve in SOA	-40		100	°C
Thermal Resistance, Junction to Case, Top	R <sub>JC_TOP</sub>			1.43		°C/W
Thermal Resistance, Junction to Case, Bottom	R <sub>JC_BOT</sub>			1.85		°C/W
Coupling Thermal Resistance, Top to Bottom of Case, Internal	R <sub>HOU</sub>			0.36		°C/W
Shell Thermal Capacity				54		J/K
Thermal Design		See Thermal Considerations on Page 17				
		Assembly				
	ESD <sub>HBM</sub>	Human Body Model, JEDEC JESD 22-A114C.01	1,000			
ESD Rating	ESD <sub>MM</sub>	Machine Model, JEDEC JESD 22-A115B	N/A			V
	ESD <sub>CDM</sub>	Charged Device Model, JEDEC JESD 22-C101D	200			
	,	Safety		,		
		cTUVus, EN60950-1 and IEC 60950-1				
Agency Approvals / Standards		cURus, UL 60950-1 and CAN/CSA 60950-	·1			
		CE Marked for Low Voltage Directive and	RoHS Recast [	Directive, as applic	able	
		Touch Current measured in accordance with IEC 60990 using measuring network Figure 3 (PFM in a VIA package only)		0.5		mA



## **General Characteristics (Cont.)**

Specifications apply over all line and load conditions, 50Hz and 60Hz line frequencies,  $T_C = 25^{\circ}C$ , unless otherwise noted.; **boldface** specifications apply over the temperature range of the specified Product Grade.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		EMI/EMC Compliance (Pending)				
FCC Part 15, EN55022, CISPR22: 2006 + A1: 2007, Conducted Emissions		Class B Limits - with –OUT connected to GND				
EN61000-3-2: 2009, Harmonic Current Emissions		Class A				
EN61000-3-3: 2005, Voltage Changes & Flicker		P <sub>ST</sub> <1.0; P <sub>LT</sub> <0.65; dc <3.3% dmax <6%				
EN61000-4-4: 2004, Electrical Fast Transients		Level 2, Performance Criteria A				
EN61000-4-5: 2006, Surge Immunity		Level 3, Immunity Criteria A, external TMOV and fuse, shown on page 2 or 3, required				
EN61000-4-6: 2009, Conducted RF Immunity		Level 2, 130dBµV (3.0V <sub>RMS</sub> )				
EN61000-4-8: 1993 + A1 2001, Power Frequency H-Field 10A/m, continuous field		Level 3, Performance Criteria A				
EN61000-4-11: 2004, Voltage Dips & Interrupts		Class 2, Performance Criteria A Dips, Performance Criteria B Interrupts				

	Relia	bility				
Case	Reliability Assurance Relex Modeling, Studio 2007, v2]	Temp (°C)	Duty Cycle	Condition	MTBF (MHrs)	FIT
1	Telcordia Issue 2, Method I Case 1	25	100%	GB,GC	0.702	1424
2	MIL-HDBK-217FN2 Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer	25	100%	GB,GC	0.322	3102
3	Telcordia Issue 2, Method I Case 3	25	100%	GB,GC	2.43	412

## **Product Details and Design Guidelines**

#### **Building Blocks and System Designs**




Figure 18 — 400W Universal AC-DC Supply

The PFM in a VIA package is a high efficiency AC-DC converter, operating from a universal AC input to generate an isolated SELV  $24V_{DC}$  output bus with power factor correction. It is the key component of an AC-DC power supply system such as the one shown in Figure 18 above.

The input to the PFM in a VIA package is a rectified sinusoidal AC source with a power factor maintained by the module with harmonics conforming to IEC 61000-3-2. Internal filtering enables compliance with the standards relevant to the application (Surge, EMI, etc.). See EMI/EMC Compliance standards on Page 14.

The module uses secondary-side energy storage (at the SELV 24V bus) to maintain output hold up through line dropouts and brownouts. Downstream regulators also provide tighter voltage regulation, if required.

#### Traditional PFC Topology




Figure 19 — Traditional PFC AC-DC supply

To cope with input voltages across worldwide AC mains (85 – 264V<sub>AC</sub>), traditional AC-DC power supplies (Figure 19) use two power conversion stages: 1) a PFC boost stage to step up from a rectified input as low as  $85V_{AC}$  to  $\sim\!380V_{DC}$ ; and 2) a DC-DC down converter from  $380V_{DC}$  to a 24V bus.

The efficiency of the boost stage and of traditional power supplies is significantly compromised operating from worldwide AC lines as low as  $85V_{\Delta C}$ .

#### Adaptive Cell™ Topology

With its single stage Adaptive Cell™ topology, the PFM in a VIA package enables consistently high efficiency conversion from worldwide AC mains to a 24V bus and efficient secondary-side power distribution.

#### **Input Fuse Selection**

PFM in a VIA package products are not internally fused in order to provide flexibility in configuring power systems. Input line fusing is recommended at system level, in order to provide thermal protection in case of catastrophic failure. The fuse shall be selected by closely matching system requirements with the following characteristics:

- Recommended fuse: 216 Series Littelfuse 8A or lower current rating (usually greater than the PFM maximum current at lowest input voltage)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Breaking capacity per application requirements
- Nominal melting I<sup>2</sup>t

#### **Source Inductance Considerations**

The PFM Powertrain uses a unique Adaptive Cell Topology that dynamically matches the powertrain architecture to the AC line voltage. In addition the PFM uses a unique control algorithm to reduce the AC line harmonics yet still achieve rapid response to dynamic load conditions presented to it at the DC output terminals. Given these unique power processing features, the PFM can expose deficiencies in the AC line source impedance that may result in unstable operation if ignored.

It is recommended that for a single PFM, the line source inductance should be no greater than 1mH for a universal AC input of 100-240V. If the PFM will be operated at 240V nominal only, the source impedance may be increased to 2mH. For either of the preceding operating conditions it is best to be conservative and stay below the maximum source inductance values. When multiple PFM's are used on a single AC line, the inductance should be no greater than 1mH/N, where N is the number of PFM's on the AC branch circuit, or 2mH/N for  $240V_{AC}$  operation. It is important to consider all potential sources of series inductance including and not limited to, AC power distribution transformers, structure wiring inductance, AC line reactors, and additional line filters. Non-linear behavior of power distribution devices ahead of the PFM may further reduce the maximum inductance and require testing to ensure optimal performance.

If the PFM is to be utilized in large arrays, the PFMs should be spread across multiple phases or sources thereby minimizing the source inductance requirements, or be operated at a line voltage close to  $240V_{AC}$ . Vicor Applications should be contacted to assist in the review of the application when multiple devices are to be used in arrays.



#### **Fault Handling**

#### Input Undervoltage (UV) Fault Protection

The input voltage is monitored by the micro-controller to detect an input under voltage condition. When the input voltage is less than the  $V_{\text{IN-UVLO-}}$ , a fault is detected, the fault latch and reset logic disables the modulator, the modulator stops powertrain switching, and the output voltage of the unit falls. After a time  $t_{\text{UVLO}}$ , the unit shuts down. Faults lasting less than tuvlo may not be detected. Such a fault does not go through an auto-restart cycle. Once the input voltage rises above  $V_{\text{IN-UVLO+}}$ , the unit recovers from the input UV fault, the powertrain resumes normal switching after a time  $t_{\text{ON}}$  and the output voltage of the unit reaches the set-point voltage within a time  $t_{\text{SS}}$ .

#### Overcurrent (OC) Fault Protection

The unit's output current, determined by  $V_{EAO}$ ,  $V_{IN\_B}$  and the primary-side sensed output voltage is monitored by the microcontroller to detect an output OC condition. If the output current exceeds its current limit, a fault is detected, the reset logic disables the modulator, the modulator stops powertrain switching, and the output voltage of the module falls after a time  $t_{OC}$ . As long as the fault persists, the module goes through an auto-restart cycle with off time equal to  $t_{OFF} + t_{ON}$  and on time equal to  $t_{OC}$ . Faults shorter than a time  $t_{OC}$  may not be detected. Once the fault is cleared, the module follows its normal start up sequence after a time  $t_{OFF}$ .

#### Short Circuit (SC) Fault Protection

The microcontroller determines a short circuit on the output of the unit by measuring its primary sensed output voltage and EAO. Most commonly, a drop in the primary-sensed output voltage triggers a short circuit event. The module responds to a short circuit event within a time  $t_{SC}.$  The module then goes through an auto restart cycle, with an off time equal to  $t_{OFF}+t_{ON}$  and an on time equal to  $t_{SC},$  for as long as the short circuit fault condition persists. Once the fault is cleared, the unit follows its normal start up sequence after a time  $t_{OFF}.$  Faults shorter than a time  $t_{SC}$  may not be detected.

#### Temperature Fault Protection

The microcontroller monitors the temperature within the PFM. If this temperature exceeds  $T_{J-OTP+}$ , an overtemperature fault is detected, the reset logic block disables the modulator, the modulator stops the powertrain switching and the output voltage of the PFM falls. Once the case temperature falls below  $T_{CASE-OTP-}$ , after a time greater than or equal to  $t_{OFF}$ , the converter recovers and undergoes a normal restart. For the C-grade version of the converter, this temperature is 75°C. Faults shorter than a time  $t_{OTP}$  may not be detected. If the temperature falls below  $T_{CASE-UTP-}$ , an undertemperature fault is detected, the reset logic disables the modulator, the modulator stops powertrain switching and the output voltage of the unit falls. Once the case temperature rises above  $T_{CASE-UTP_-}$  after a time greater than or equal to  $t_{OFF}$ , the unit recovers and undergoes a normal restart.

#### Output Overvoltage Protection (OVP)

The microcontroller monitors the primary sensed output voltage to detect output OVP. If the primary sensed output voltage exceeds  $V_{\text{OUT-OVLO+}}$ , a fault is latched, the logic disables the modulator, the modulator stops powertrain switching, and the output voltage of the module falls after a time  $t_{\text{SOVP}}$ . Faults shorter than a time tsovp may not be detected. This type of fault is a latched fault and requires that the input power be recycled to recover from the fault.

#### **Hold-up Capacitance**

The PFM in a VIA package uses secondary-side energy storage (at the SELV 24V bus) and downstream regulators to maintain output hold up through line dropouts and brownouts. The module's output bulk capacitance can be sized to achieve the required hold up functionality.

Hold-up time depends upon the output power drawn from the PFM in a VIA package based AC-DC front end and the input voltage range of downstream DC-DC converters.

The following formula can be used to calculate hold-up capacitance for a system comprised of PFM and a downstream regulator:

$$C = 2 \cdot P_{OUT} \cdot (0.005 + t_d) / (V_2^2 - V_1^2)$$

Where:

VIA PFM's output bulk capacitance in Farads

t<sub>d</sub> Hold-up time in seconds

**P**<sub>OUT</sub> VIA PFM's output power in Watts

V<sub>2</sub> Output voltage of VIA PFM's converter in Volts

V<sub>1</sub> Downstream regulator undervoltage turn off (Volts) -OR-P<sub>OUT-PK</sub>, whichever is greater.

## **Output Filtering**

The PFM in a VIA package requires an output bulk capacitor in the range of 27,000  $\mu\text{F}$  to  $60,000\,\mu\text{F}$  for proper operation of the PFC front-end. A minimum  $40,000\,\mu\text{F}$  is recommended for full rated output. Capacitance can be reduced proportionally for lower maximum loads.

The output voltage has the following two components of voltage ripple:

- 1. Line frequency voltage ripple: 2 f<sub>LINE</sub> Hz component
- **2.** Switching frequency voltage ripple: 1MHz module switching frequency component (see Figure 5).

#### Line Frequency Filtering

Output line frequency ripple depends upon output bulk capacitance. Output bulk capacitor values should be calculated based on line frequency voltage ripple. High-grade electrolytic capacitors with adequate ripple current ratings, low ESR and a minimum voltage rating of 35V are recommended.




Figure 20 — Output current waveform



Based on the output current waveform, as seen in Figure 20, the following formula can be used to determine peak-to-peak line frequency output voltage ripple:

$$V_{ppl} \approx 0.2 \bullet P_{OUT} / (V_{OUT} \bullet f_{LINE} \bullet C)$$

Where:

**V**<sub>ppl</sub> Output voltage ripple peak-to-peak line frequency

**P**out Average output power

 $V_{OUT}$  Output voltage set point, nominally 24V

f<sub>line</sub> Frequency of line voltageC Output bulk capacitance

I<sub>DC</sub> Maximum average output current

IPK Peak-to-peak line frequency output current ripple

In certain applications, the choice of bulk capacitance may be determined by hold-up requirements and low frequency output voltage filtering requirements. Such applications may use the greater capacitance value determined from these requirements. The ripple current rating for the bulk capacitors can be determined from the following equation:

$$I_{ripple} \approx 0.8 \bullet P_{OUT} / V_{OUT}$$

#### Switching Frequency Filtering

This is included within the PFM in a VIA. No external filtering is necessary for most applications. For the most noise sensitive applications, a common mode choke followed by two caps to PE GND will reduce switching noise further.

#### **EMI Filtering and Transient Voltage Suppression**

#### EMI Filtering

The PFM with PFC is designed such that it will comply with EN55022 Class B for Conducted Emissions with the Vicor AIM, AIM1714xB6MC7D5yzz. The emissions spectrum is shown in Figures 13 & 14. If the positive output is connected to earth ground or both output terminals are to be left floating, a 4700pF 500V capacitor on the –OUT terminal to ground is also recommended.

EMI performance is subject to a wide variety of external influences such as PCB construction, circuit layout etc. As such, external components in addition to those listed herein may be required in specific instances to gain full compliance to the standards specified. Radiated emissions require certification at the system level. For best results, enclose the product in a steel enclosure. Filtering must be considered for every conductor leaving the enclosure, which can present itself as a potential transmission antenna.

#### Transient Voltage Suppression

The PFM contains line transient suppression circuitry to meet specifications for surge (i.e. EN61000-4-5) and fast transient conditions (i.e. EN61000-4-4 fast transient/"burst") when coupled with an external TMOV as shown on pages 2 and 3.

When more than one PFM is used in a system, each PFM should have its own fuse, TMOV and VIA AIM.

#### **Thermal Considerations**

The VIA package provides effective conduction cooling from either of the two module surfaces. Heat may be removed from the top surface, the bottom surface or both. The extent to which these

two surfaces are cooled is a key component for determining the maximum power that can be processed by a VIA, as can be seen from specified thermal operating area on Page 5. Since the VIA has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a system-level thermal solution. To this purpose, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 21 shows the "thermal circuit" for the VIA module.




Figure 21 — Double-sided cooling VIA thermal model

In this case, the internal power dissipation is  $P_{DISS}$ ,  $R_{JC\_TOP}$  and  $R_{JC\_BOT}$  are thermal resistance characteristics of the VIA module and the top and bottom surface temperatures are represented as  $T_{C\_TOP}$ , and  $T_{C\_BOT}$ . It interesting to notice that the package itself provides a high degree of thermal coupling between the top and bottom case surfaces (represented in the model by the resistor  $R_{HOU}$ ). This feature enables two main options regarding thermal designs:

Single side cooling: the model of Figure 21 can be simplified by calculating the parallel resistor network and using one simple thermal resistance number and the internal power dissipation curves; an example for bottom side cooling only is shown in Figure 22.




Figure 22 — Single-sided cooling VIA thermal model

In this case, R<sub>JC</sub> can be derived as following:

$$R_{JC} = \frac{(R_{JC\_TOP} + R_{HOU}) \bullet R_{JC\_BOT}}{R_{JC\_TOP} + R_{HOU} + R_{JC\_BOT}}$$



■ Double side cooling: while this option might bring limited advantage to the module internal components (given the surface-to-surface coupling provided), it might be appealing in cases where the external thermal system requires allocating power to two different elements, like for example heatsinks with independent airflows or a combination of chassis/air cooling.

#### **Powering a Constant Power Load**

When the output voltage of the PFM in a VIA package module is applied to the input of the downstream regulator, the regulator turns on and acts as a constant-power load. When the module's output voltage reaches the input undervoltage turn on of the regulator, the regulator will attempt to start. However, the current demand of the downstream regulator at the undervoltage turn-on point and the hold-up capacitor charging current may force the PFM in a VIA package into current limit. In this case, the unit may shut down and restart repeatedly. In order to prevent this multiple restart scenario, it is necessary to delay enabling a constant-power load when powered up by the upstream PFM in a VIA package until after the output set point of the PFM in a VIA package is reached.

This can be achieved by:

 Keeping the downstream constant-power load off during power up sequence,

and

2. Turning the downstream constant-power load on after the output voltage of the module reaches 24V steady state.

After the initial startup, the output of the PFM can be allowed to fall to 15V during a line dropout at full load. In this case, the circuit should not disable the downstream regulator if the input voltage falls after it is turned on; therefore, some form of hysteresis or latching is needed on the enable signal for the constant power load. The output capacitance of the PFM in a VIA package should also be sized appropriately for a constant power load to prevent collapse of the output voltage of the module during line dropout (see Hold up Capacitance on Page 16). A constant-power load can be turned off after completion of the required hold up time during the power-down sequence or can be allowed to turn off when it reaches its own undervoltage shutdown point.

The timing diagram in Figure 23 shows the output voltage of the PFM in a VIA package and the downstream regulator's enable pin voltage and output voltage of the PRM regulator for the power up and power down sequence. It is recommended to keep the time delay approximately 10 to 20ms.




Figure 23 — PRM Enable Hold off Waveforms

Special care should be taken when enabling the constant-power load near the auto-ranger threshold, especially with an inductive source upstream of the PFM in a VIA package. A load current spike may cause a large input voltage transient, resulting in a range change which could temporarily reduce the available power (see Adaptive Cell<sup>TM</sup> Topology below).

#### Adaptive Cell™ Topology

The Adaptive Cell topology utilizes magnetically coupled "top" and "bottom" primary cells that are adaptively configured in series or parallel by a configuration controller comprised of an array of switches. A microcontroller monitors operating conditions and defines the configuration of the top and bottom cells through a range control signal.

A comparator inside the microcontroller monitors the line voltage and compares it to an internal voltage reference.

If the input voltage of the PFM crosses above the positive going cell reconfiguration threshold voltage, the top cell and bottom cell configure in series and the unit operates in "high" range.

If the peak of input voltage of the unit falls below the negativegoing range threshold voltage for two line cycles, the cell configuration controller configures the top cell and bottom cell in parallel, the unit operates in "low" range.

Power processing is held off while transitioning between ranges and the output voltage of the unit may temporarily droop. External output hold up capacitance should be sized to support power delivery to the load during cell reconfiguration. The minimum specified external output capacitance is sufficient to provide adequate ride-through during cell reconfiguration for typical applications. Waveforms showing active cell reconfiguration can be seen in Figure 9.

#### **Dielectric Withstand**

The chassis of the PFM is required to be connected to Protective Earth when installed in the end application and must satisfy the requirements of IEC 60950-1 for Class I products. Both sides of the housing are required to be connected to Protective Earth to satisfy safety and EMI requirements. Protective earthing can be accomplished through dedicated wiring harness (example: ring terminal clamped by mounting screw) or surface contact (example: pressure contact on bare conductive chassis or PCB copper layer with no solder mask).

The PFM contains an internal safety approved isolating component (VI ChiP) that provides the Reinforced Insulation from Input to Output. The isolating component is individually tested for Reinforced Insulation from Input to Output at  $3000V_{AC}$  or  $4242V_{DC}$  prior to the final assembly of the VIA.

When the VIA assembly is complete the Reinforced Insulation can only be tested at Basic Insulation values as specified in the electric strength Test Procedure noted in clause 5.2.2 of IEC 60950-1.

#### **Test Procedure Note from IEC 60950-1**

"For equipment incorporating both REINFORCED INSULATION and lower grades of insulation, care is taken that the voltage applied to the REINFORCED INSULATION does not overstress BASIC INSULATION or SUPPLEMENTARY INSULATION."



#### **Summary**

The final VIA assembly contains basic insulation from input to case, reinforced insulation from input to output, and functional insulation from output to case.

The output of the VIA complies with the requirements of SELV circuits so only functional insulation is required from the output (SELV) to case (PE) because the case is required to be connected to protective earth in the final installation. The construction of the VIA can be summarized by describing it as a "Class II" component installed in a "Class II" subassembly. The reinforced insulation from input to output can only be tested at a basic insulation value of  $2121V_{DC}$  on the completely assembled VIA product.




Figure 24 — VI Chip before final assembly in the VIA





Figure 25 — PFM in a VIA package after final assembly


## PFM in a VIA Package Chassis Mount Package Mechanical Drawing



Product outline drawing; product outline drawings are available in .pdf and .dxf formats. 3D mechanical models are available in .pdf and .step formats.



## PFM in a VIA Package PCB Mount Package Mechanical Drawing



# PFM in a VIA Package PCB Mount Package Recommended Land Pattern

T	_	[[	4	4	4	4	4	7 5	4	F	3]	7		3 (3									
	.850 [21.590]	.850 [21.590]	1.439 [36.554]	1.439 [36.554]	1.439 [36.554]	1.439 [36.554]	1.479 [37.554]	400 000	1.439 [36.554]	1.999 [50.777	1.439 [36.553]	1.999 [50.777]		.156±.003	-l l <del>-</del>	.859±.003 [21.810±.076]	<del>=</del>						
	1.854 [47.082]	2.399 [60.934]	2.442 [62.017]	2.988 [75.897]	3.350 [85.092]	3.957 [100.517]	3.957 [100.517]	2000 T T T T T T T T T T T T T T T T T T	3.957 [100.517]	4.517 [114.741]	5.171 [131.337]	5.731 [145.561]				.859							
	2.25 [57.12]	2.80 [71.00]	2.84 [72.05]	3.38 [85.93]	3.75 [95.13]	4.35 [110.55]	4.35 [110.55]	4 OF [440 or 0]	4.35 [110.55]	4.91 [124.75]	5.57 [141.37]	6.13 [155.57]			4					<u> </u>			
	NA	.788 [20.005]	NA	.788 [20.005]	1.150 [29.200]	1.757 [44.625]	1.718 [43.625]	4 050 [40 440]	1.658 [42.110]	1.757 [44.625]	2.970 [75.445]	2.970 [75.445]						Ø.190±.003	[4.826±.076] PLATED THRU .030 [.762] ANNULAR RING (2) PL.				
	1.02 [25.96]	1.02 [25.96]	1.61 [40.93]	1.61 [40.93]	1.61 [40.93]	1.61 [40.93]	1.65 [41.93]	100 07 70 000	1.61 [40.93]	2.17 [55.12]	1.61 [40.93]	2.17 [55.12]			13		77	0	[4.82] PLATI .030 ANNU				
	2214 (0 STAGE) 2223	2814 (0 STAGE) 3623	2814 (1 STAGE) 2223	3414 (1 STAGE) 3623	3714 (1 STAGE) 4623	4414 (1 STAGE) 6123	4414 (1 STAGE) 6123 UHV	VIII 0000 (100 VIII 00	4414 (1 STAGE) 6123 3KV	4914 (2 STAGE) 6123	5614 (1 STAGE) 9223	6114 (2 STAGE) 9223	8, 076]					)	RECOMMENED HOLE PATTERN (COMPONEBT SIDE)				
													DIM 'B' _±.003 [.076]						<b>ECOMMENED</b> (COMPON	DIM 'D' ±.003 [.076]		SU	
													+				01	<b>)</b>	¥			[mm] is for pin designatic	
													7.6]					72±.003	[4.369±.076] PLATED THRU .064 [1.626] ANNULAR RING (4) PL.			nensions are Inch / Description sectior	
													DIM 'F'	φ.120±.003 [3.048±.076] PLATED THRU .030 [762] ANNULAR RING (2) PL.				<i>⊗</i> 1. <i>⊗</i>	[4.34] PLAT .064 ANNU ANNU		: :	1- Unless otherwise specified, dimensions are Inch / [Imm] 2- See Pin Configuration and Pin Description sections for pin designations	
															2						NOTES:	1- Unless of 2- See Pin	
														.112±.003	-	.947±.003 [24.058±.076]							
														.112	-	1.171±.003 [29.750±.076]	-						



# **Revision History**

Revision	Date	Description	Page Number(s)
1.0	12/24/15	Intitial release	n/a
1.1	08/02/17	Added 1714 AIM details Updated parts list Updated pin configuration labels Updated storage temperature, input-output isolation test voltage Updated output voltage conditions notes, changed reference from rectifier to AIM Clarified TMOV specifications Package drawings updated	1 2 4 5 6 14, 17 20-22

Please note: page added in Rev 1.1



# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit <a href="http://www.vicorpower.com/ac-dc/converters/isolated-ac-dc-converter-pfc">http://www.vicorpower.com/ac-dc/converters/isolated-ac-dc-converter-pfc</a> for the latest product information.

#### **Vicor's Standard Terms and Conditions and Product Warranty**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

## **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: Patents Pending.

Contact Us: http://www.vicorpower.com/contact-us

#### **Vicor Corporation**

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 www.vicorpower.com

#### email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

©2017 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation. All other trademarks, product names, logos and brands are property of their respective owners.

