# XR-T7295E

E3 (34.368 Mbps) Integrated Line Receiver



June 1997-3

#### **FEATURES**

Fully Integrated Receive Interface for E3 Signals Integrated Equalization (Optional) and Timing Recovery
Loss-of-Signal and Loss-of-Lock Alarms
Variable Input Sensitivity Control
5V Power Supply
Compliant with G.703, G.775 and G.824

#### **APPLICATIONS**

Interface to E3 Networks
CSU/DSU Equipment
PCM Test Equipment
Fiber Optic Terminals
Multiplexers

#### **GENERAL DESCRIPTION**

Specifications

The XR-T7295E E3 Integrated Line Receiver is a fully integrated receive interface that terminates a bipolar E3 (34.3684Mbps) signal transmitted over coaxial cable. This device can be used with the XR-T7296 Integrated Line Transmitter (See *Figure 10*).

The device provides the functions of receive equalization (optional), automatic-gain control (AGC), clock-recovery and data retiming, loss-of-signal and loss-of-frequency-lock detection. The digital system interface is dual-rail, with received positive and negative 1s appearing as unipolar digital signals on separate output leads. The on-chip equalizer is designed for cable losses of 0 to 15

dB. The receive input has a variable input sensitivity control, providing three different sensitivity settings. High input sensitivity allows for significant amounts of flat loss or for use with input signals at the monitor level. *Figure 1* shows the block diagram of the device.

The XR-T7295E device is manufactured by using linear CMOS technology. The XR-T7295E is available in either a 20-pin plastic DIP or 20-pin plastic SOJ package for surface mounting. A pin compatible version is available for DS3 or STS-1 applications. Please refer to the XR-T7295 datasheet.

# **ORDERING INFORMATION**

Part No.	Package	Operating Temperature Range
XR-T7295-1EIP	20 Lead 300 Mil PDIP	-40°C to +85°C
XR-T7295-1EIW	20 J Lead 300 Mil JEDEC SOJ	-40°C to +85°C

Rev. 1.05

EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 (510) 668-7000 FAX (510) 668-7017

■ 3422618 0009948 T31 ■



# **BLOCK DIAGRAM**





Figure 1. Block Diagram

Rev. 1.05

**■** 3422618 0009949 978 **■** 



#### **PIN CONFIGURATION**



20 Lead SOJ (Jedec, 0.300")

20 Lead PDIP (0.300")

# **PIN DESCRIPTION**

Pin #	Symbol	Туре	Description			
1	GNDA		Analog Ground.			
2	$R_{IN}$	1	Receive Input. Unbalanced analog receive input.			
3,6	TMC1-TMC2	t	Test Mode Control 1 and 2. Internal test modes are enabled within the device by using TMC1 and TMC2. Users must tie these pins to the ground plane.			
4,5	LPF1-LPF2	1	PLL Filter 1 and 2. An external capacitor (0.1 $\mu$ F 20%) is connected between these pins (See <i>Figure 3</i> ).			
7	RLOS	0	Receive Loss-of-Signal. This pin is set high on loss of signal at the receive input.			
8	RLOL	0	Receive PLL Loss-of-Lock. This pin is set high on loss of PLL frequency lock.			
9	GNDD		Digital Ground for PLL Clock. Ground lead for all circuitry running synchronously with PLL clock.			
10	GNDC		Digital Ground for EXCLK. Ground lead for all circuitry running synchronously with EXCLK.			
11	V <sub>DD</sub> D		<b>5V Digital Supply ( 10%) for PLL Clock.</b> Power for all circuitry running synchronously with PLL clock.			
12	V <sub>DD</sub> C		5V Digital Supply ( 10%) for EXCLK. Power for all circuitry running synchronously with EXCLK.			
13	EXCLK	l	External Reference Clock. A valid E3 (34.368MHz 100ppm) clock must be provided at this input. The duty cycle of EXCLK, referenced to V <sub>DD</sub> /2 levels, must be 40%-60%.			
14	RCLK	0	Receive Clock. Recovered clock signal to the terminal equipment.			
15	RNDATA	0	Receive Negative Data. Negative pulse data output to the terminal equipment.			
16	RPDATA	0	Receive Positive Data. Positive pulse data output to the terminal equipment.			
17	ICT	1	Output In-Circuit Test Control (Active-Low). If ICT is forced low, all digital output pins (RCLK, RPDATA, RNDATA, RLOS, RLOL) are placed in a high-Impedance state to allow for in-circuit testing.			
18	REQB	I	<b>Receive Equalization Bypass.</b> A high on this pin by passes the internal equalizer. A low places the equalizer in the data path.			
19	LOSTHR	ļ	<b>Loss-of-Signal Threshold Control.</b> The voltage forced on this pin controls the input loss-of-signal threshold. Three settings are provided by forcing GND, V <sub>DD</sub> /2, or V <sub>DD</sub> at LOSTHR.			
20	V <sub>DD</sub> A		5 V Analog Supply ( 10%).			

Rev.1.05

**TQM** 

3

# XR-T7295E



# DC ELECTRICAL CHARACTERISTICS

Test Conditions: -40°C TA +85°C,  $V_{DD}$  = 5V 10% Typical values are for  $V_{DD}$  = 5.0V, 25°C, and random data. Maximum values for  $V_{DD}$  = 5.5V at 85°C all 1s data.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Electrical C	haracteristics					
I <sub>DD</sub>	Power Supply Current REQB=0 REQB=1		82 79	106 103	mA mA	
Logical Int	terface Characteristics	P-99-1-1			·	
V <sub>IL</sub> V <sub>IH</sub>	Input Voltage Low High	GNDD V <sub>DD</sub> D -0.5		0.5 V <sub>DD</sub> D	V V	
V <sub>OL</sub> V <sub>OH</sub>	Output Voltage Low High	GNDD V <sub>DD</sub> D -0.5		0.4 V <sub>DD</sub> D	V V	-5.0mA 5.0mA
CI	Input Capacitance			10	рF	
$C_L$	Load Capacitance			10	pF	
Iլ	Input Leakage	-10		10	μΑ	-0.5 to V <sub>DD</sub> +0.5V (all input pins except 2 and 17)
		0.02 10 -50		0.5 100 -5	mA μA μA	0V (pin 17) V <sub>DD</sub> (pin 2) GND (pin 2)

# Specifications are subject to change without notice

# **ABSOLUTE MAXIMUM RATINGS**

Power Supply0.5V to +6.5	/ Power Dissipation	700mW
Storage Temperature40°C to +125°	Maximum Allowable Voltages (R <sub>IN</sub> )	
Voltage at any Pin0.5V to V <sub>DD</sub> +0.5	with Respect to GND	-0.5V to +5V

**3**422618 0009951 526 **=** 




Figure 2. Application Diagram

#### SYSTEM DESCRIPTION

# **Receive Path Configurations**

The diagram in *Figure 2* shows a typical system application for the XR-T7295E device. In the receive signal path (see *Figure 1*), the internal equalizer can be included by setting REQB=0 or bypass by setting REQB=1. The equalizer bypass option allows easy interfacing of the XR-T7295E device into systems already containing external equalizers. *Figure 3* illustrates the receive path option for two separates cases.

In case 1, the signal from the coaxial cable feeds directly into the  $R_{\text{IN}}$  input. In this mode, the user should set REQB= 0, engaging the equalizer in the data path if the cable loss is greater than 6dB. If the cable loss is less than 6dB, the equalizer is bypassed by setting REQB=1.

In case 2, an external line and equalizer network precedes the XR-T7295E device. In this mode, the signal at  $R_{\rm IN}$  is already equalized, and the on-chip equalizer should be bypassed by setting REQB1 = 1. In both case 1 and case 2, the signal at  $R_{\rm IN}$  must meet the amplitude limits described in *Table 1*.

The recommended receive termination is also shown in Figure 3. The 75 $\Omega$  resistor terminates the coaxial cable with its characteristic impedance. In Figure 3 case 2, if the fixed equalizer includes the line termination, the 75  $\Omega$  resistor is not required. The signal is AC coupled through the 0.01 $\mu$ F capacitor to R<sub>IN</sub>. The DC bias at R<sub>IN</sub> is generated internally. The input capacitance at the R<sub>IN</sub> pin

is typically 2.8pF (SOJ package) and 3.6pF (DIP package).

# Pulse Mask at the 34.368 Mbps Interface

Table 2 shows the pulse specifications at the transmitter output port and *Figure 4* shows the pulse mask requirement for E3 as recommended in G.703.

DEOD		Minimur	8	
REQB	LOSTHR	SOJ <sup>2</sup>	DIP	Unit <sup>3</sup>
0	0	80	115	mV pk
	V <sub>DD</sub> /2	60	85	mV pk
	V <sub>DD</sub>	40	60	mV pk
1	0	80	115	mV pk
	V <sub>DD</sub> /2	80	115	mV pk
	V <sub>DD</sub>	80	115	mV pk

#### Notes

<sup>1</sup>Maximum input amplitude under all conditions is 1.1 Vpk <sup>2</sup>The SOJ device performance is enhanced by decreased package parasitics.

<sup>3</sup>Although system designers typically use power in dBm to describe input levels, the XR-T7295E responds to peak input signal amplitude. Therefore, the XR-T7295E input signal limits are given in mV pk.

Table 1. Receive Input Signal Amplitude Requirements'

Rev.1.05

**■** 3422618 0009952 462 **■** 



# **Line Termination and Input Capacitance**

The recommended receive termination is shown in Figure 3. The  $75\Omega$  resistor terminates the coaxial cable with its characteristic impedance. The  $0.01\,\mu\text{F}$  capacitor to R<sub>IN</sub> couples the signal into the receive input without disturbing the internally generated DC bias level present on R<sub>IN</sub>. The input capacitance at the R<sub>IN</sub> pin is 2.8pF (SOJ package) and 3.6pF (DIP package).

# **External Loop Filter Capacitor**

Figure 3 shows the connection to an external 0.1  $\mu$ F capacitor at the LPF1/LPF2 pins. This capacitor is part of the PLL filter. A non-polarized, low-leakage capacitor should be used. A ceramic capacitor with the value 0.1  $\mu$ F 20% is acceptable.




Figure 3. Receiver Configuration

#### **TIMING RECOVERY**

# **Output Jitter**

The total jitter appearing on the RCLK output during normal operation consists of two components. First,

some jitter appears on RCLK because of jitter on the incoming signal. (The next section discusses the jitter transfer characteristic, which describes the relationship between input and output jitter.) Second, noise sources within the XR-T7295E device or noise sources that are coupled into the device through the power supplies create

Rev. 1.05

■ 3422618 0009953 3T9 ■



jitter on RCLK. The magnitude of this internally generated jitter is a function of the PLL bandwidth, which in turn is a function of the input 1s density. For higher 1s densities, the amount of generated jitter decreases. Generated jitter also depends on the quality of the power

supply bypassing networks used. *Figure 8* shows the suggested bypassing network, and *Table 3* lists the typical generated jitter performance achievable with this network.




Figure 4. Pulse Mask at the 34.368 Mbit/s Interface

Parameter	Value
Pulse Shape (Nominally Rectangular)	All marks of a valid signal must conform with the mask (see Figure 4), irrespective of the sign.
Pair(s) in Each Direction	One Coaxial Pair
Test Load Impedance	75Ω Resistive
Nominal Peak Voltage of a Mark (Pulse)	1.0V
Peak Voltage of a Space (No Pulse)	0V 0.1V
Nominal Pulse Width	14.55ns
Ratio of the Amplitudes of Positive and Negative Pulses at the Center of a Pulse Interval	0.95 to 1.05
Ratio of the Widths of Positive and Negative Pulses at the Nominal Half Amplitude	0.95 to 1.05

Table 2. E3 Pulse Specification at the Transmitter Output Port

Rev.1.05

**3**422618 0009954 235 🗰



#### Jitter Transfer Characteristic

The jitter transfer characteristic indicates the fraction of input jitter that reaches the RCLK output as a function of input jitter frequency. *Table 3* shows important jitter transfer characteristics parameters. *Figure 6* also shows a typical characteristic, with the operating conditions as described in *Table 3*. Although standard documents do not specify jitter transfer characteristic requirements, the XR-T7295E device information is provided here to assist in evaluation of the device.

Parameter	Тур.	Max.	Unit
Generated Jitter <sup>1</sup> All-1s patter Repetitive 1000 pattern	1.0 1.5		ns peak-to-peak ns peak-to-peak
Jitter Transfer Characteristic <sup>2</sup> Peaking f 3dB	0.05 115	0.1	dB kHz

#### Notes

Table 3. Generated Jitter and Jitter Transfer Characteristics

# Jitter Accommodation

Under all allowable operating conditions, the jitter accommodation of the XR-T7295E device exceeds the limits for error-free operation (BER <  $1E^{-9}$ ). The typical ( $V_{DD} = 5V$ ,  $T = 25^{\circ}C$ , E3 nominal signal level) jitter accommodation of the device is shown in *Figure 6*.




Figure 5. Typical PLL Jitter Transfer Characteristics




Figure 6. Lower Limit of Maximum Tolerable Input Jitter at 34.368 Mbit/s

Rev. 1.05

**3**422618 0009955 171 **=** 

<sup>&</sup>lt;sup>1</sup>Repetitive input data pattern at nominal E3 level with  $V_{DD} = 5V$ TA = 25° C.

<sup>&</sup>lt;sup>2</sup>Repetitive 1000 input at nominal E3 level with  $V_{DD}$  = 5V, TA = 25° C.



# False-Lock Immunity

False-lock is defined as the condition where a PLL recovered clock obtains stable phase-lock at a frequency not equal to the incoming data rate. The XR-T7295E device uses a combination frequency/phase-lock architecture to prevent false-lock. An on-chip frequency comparator continuously compares the EXCLK reference to the PLL clock. If the frequency difference between the EXCLK and PLL clock exceeds approximately 0.5% of EXCLK, correction circuitry acts to force re-acquisition of the proper frequency and phase.

Acqu	isit	ion	Time
------	------	-----	------

If a valid input signal is assumed to be already present at  $R_{IN}$ , the maximum time between the application of device power and error-free operation is 20 ms. If power has already been applied, the interval between the application of valid data and error-free operation is 4 ms.

#### Loss-of-Lock Indication

As stated above, the PLL acquisition aid circuitry monitors the PLL clock frequency relative to the EXCLK frequency.

The acquisition circuit also monitors the resumed data to detect possible phase-lock which is 180 ° out of a normal phase alignment. The RLOL alarm is activated if either or both of the following conditions exist:

- The difference between the PLL clock and the EXCLK Frequency exceeds approximately 0.5%
- The retimed data is 180° out of normal phase alignment.

A high RLOL output indicates that the acquisition circuit is working to bring the PLL into proper frequency lock. RLOL remains high until frequency lock has occurred; however, the minimum RLOL pulse width is 32 clock cycles.

Data	DEOD	QB LOSTHR	Thre		
Rate	REQB		Min.	Max.	Unit
	0	0	60	220	mV pk
E3		V <sub>DD</sub> /2	40	145	mV pk
34.368		$V_{DD}$	25	90	mV pk
Mbps	1	0	45	175	mV pk
		V <sub>DD</sub> /2	30	115	mV pk
		$V_{DD}$	20	70	mV pk

#### Notes

- The RLOS alarm is an indication of the presence of an input signal, not a bit error rate indication. Table 1 gives the minimum input amplitude needed for error-free operation (BER<1E<sup>-9</sup>). Independent of the RLOS state, the device will attempt to recover correct timing and data.
- The RLOS low-to-high transition typically occurs 1dB below the high-to-low transition.

Table 4. Analog Loss-of-Signal Thresholds

### **Loss-of-Signal Detection**

Figure 1 shows that analog and digital methods of loss-of-signal (LOS) detection are combined to create the RLOS alarm output. RLOS is set if either the analog or digital detection circuitry indicates LOS has occurred.

# **Analog Detection**

The analog LOS detector monitors the peak input signal amplitude. RLOS makes a high-to-low transition (input signal regained) when the input signal amplitude exceeds the loss-of signal threshold defined in *Table 4*. The RLOS low-to-high transition (input signal loss) occurs at a level typically 1.0 dB below the high-to-low transition level. The hysteresis prevents RLOS chattering. Once set, the RLOS alarm remains high for at least 32 clock cycles, allowing for system detection of a LOS condition without the use of an external alarm latch.

To allow for varying levels of noise and crosstalk in different applications, three loss-of-signal threshold settings are available using the LOSTHR pin. Setting LOSTHR =  $V_{DD}$  provides the lowest loss-of-signal threshold; LOSTHR =  $V_{DD}/2$  (can be produced using two  $50 \mathrm{k}\Omega$  10% resistor as a voltage divider between V  $_{DD}D$  and GNDD) provides an intermediate threshold. LOSTHR = GND provides the highest threshold. The LOSTHR pin must be set to its desired value at power up and must not be changed during operation.

Rev.1.05

T@M<sup>®</sup>

■ 3422618 0009956 008 **■** 






Figure 7. Test Set-Up for Interference Immunity Requirements

# **Digital Detection**

In addition to the signal amplitude monitoring of the analog LOS detector, the digital LOS detector monitors the recovered data 1s density. The RLOS alarm goes high if 160 32 or more consecutive 0s occur in the receive data stream. The alarm goes low when at least eight 1s occur in a string of 32 consecutive bits. This hysteresis minimizes RLOS chattering and guarantees a minimum RLOS pulse width of 32 clock cycles.

#### Note

RLOS chatter can still occur. When REQB = 1, input signal levels above the analog LOS threshold can still be low enough to result in a high bit error rate. The resultant data stream (containing errors) can temporarily activate the digital LOS detector, and RLOS chatter can occur. Therefore, RLOS should not be used as a bit error rate monitor. RLOS chatter can also occur when RLOL is activated (high).

# **Phase Hits**

In response to a 180° phase hit in the input data, the XR-T7295E returns to error-free operation in less than 2ms. During the reacquisition time, RLOS may temporarily be indicated.

### **Recovered Clock and Data Timing**

Table 6 and Figure 9 summarize the timing relationships between the high-speed logic signals RCLK, RPDATA, and RNDATA. All duty cycle and timing relationships are referenced to  $V_{DD}/2$  threshold level. RPDATA and RNDATA change on the rising edge of RCLK and are valid during the falling edge of RCLK. A positive pulse at R  $_{\rm IN}$  creates and high level on RPDATA and a low level on RNDATA. A negative pulse creates a high level on RNDATA and a low level on RPDATA, and a received zero produces low levels on both RPDATA and RNDATA.

Parameter	Min.	Тур.	Max.	Unit
Attenuator	-20			dB

Table 5. Interference Requirement

# Interference Immunity

The XR-T7295E complies with the interference test detailed in the *Figure 7* and *Table 5*. The two data generators are non-synchronous.

# In-Circuit Test Capability

When pulled low, the ICT pin forces all digital output buffers (RCLK, RPDATA, RNDATA, RLOS, RLOL pins) to be placed in a high output impedance state. This feature allows in-circuit testing to be done on neighboring devices without concern for XR-T7295E device buffer damage. When forced high, the ICT pin does not affect device operation. An internal pull-up device (nominally 50 k  $\Omega$ ) is provided on this pin; therefore, users can leave this pin open for normal operation. This is the only pin for which internal pull-up/pull-down is provided.


# **BOARD LAYOUT CONSIDERATIONS**

#### **Power Supply Bypassing**

Figure 8 illustrates the recommended power supply bypassing network. A  $0.1\mu F$  capacitor bypasses the digital supplies. The analog supply V  $_{DD}A$  is bypassed by using a  $0.1\mu F$  capacitor and a shield bead that removes significant amounts of high-frequency noise generated by the system and by the device logic. Good quality, high-frequency (low lead inductance) capacitors should be used. Finally, it is most important that all ground connections be made to a low-impedance ground plane.

Rev. 1.05

■ 3422618 0009957 T44 ■



#### Note

Figure 8. Recommended Power Supply Bypassing Network

# Receive Input

The connections to the receive input pin, R  $_{\rm IN}$ , must be carefully considered. Noise-coupling must be minimized along the path from the signal entering the board to the input pin. Any noise coupled into the XR-T7295E input directly degrades the signal-to-noise ratio of the input signal.

# **PLL Filter Capacitor**

The PLL filter capacitor between pins LPF1 and LPF2 must be placed as close to the chip as possible. The LPF1 and LPF2 pins are adjacent, allowing for short lead lengths with no crossovers to the external capacitor. Noise-coupling into the LPF1 and LPF2 pins may degrade PLL performance.

# **Handling Precautions**

Although protection circuitry has been designed into this device, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting.

# **COMPLIANCE SPECIFICATIONS**

Compliance with *CCITT Recommendations G.703, G.775 and G.824*, 1988.

Rev.1.05



<sup>&</sup>lt;sup>1</sup> Recommended shield beads are the Fair–Rite 2643000101 or the Fair–Rite 2743019446 (surface mount).



# **TIMING CHARACTERISTICS**

Test Conditions: All timing characteristics are measured with 10pF loading, -40  $^{\circ}$ C TA +85 $^{\circ}$ C,  $V_{DD}$  = 5V 10%

Symbol	Parameter	Min.	Тур.	Max.	Unit
tRCH1RCH2	Clock Rise Time (10%-90%)			3.5	ns
tRCL2RCL1	Clock Fall Time (10%-90%)	* ***		2.5	ns
tRDVRCL	RDVRCL Receive Data Set-Up Time				ns
tRCLRDX	Receive Data Hold Time	8.5		* <del></del>	ns
tRCHRDV	Receive Propagation Delay 1	0.6	<u> </u>	3.7	ns
	Clock Duty Cycle	45	50	55	%

#### Note

Table 6. System Interface Timing Characteristics (See Figure 9)




Figure 9. Timing Diagram for System Interface

Rev. 1.05 **T⊙M** 

**3**422618 0009959 817 **=** 

 $<sup>^{1}</sup>$  The total delay from  $R_{
m IN}$  to the digital outputs RPDATA and RNDATA is three RCLK clocks.




Figure 10. Evaluation System Schematic


Rev.1.05

**3**422618 0009960 539 **3** 



# 20 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP)

Rev. 1.00



	INCHES		MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.145	0.210	3.68	5.33
A <sub>1</sub>	0.015	0.070	0.38	1.78
A <sub>2</sub>	0.115	0.195	2.92	4.95
В	0.014	0.024	0.36	0.56
B <sub>1</sub>	0.030	0.070	0.76	1.78
С	0.008	0.014	0.20	0.38
D	0.925	1.060	23.50	26.92
E	0.300	0.325	7.62	8.26
E <sub>1</sub>	0.240	0.280	6.10	7.11
е	0.10	00 BSC	2.5	4 BSC
e <sub>A</sub>	0.30	00 BSC	7.6	2 BSC
e <sub>B</sub>	0.310	0.430	7.87	10.92
L	0.115	0.160	2.92	4.06
α	0°	15°	0°	15°

Note: The control dimension is the inch column

Rev. 1.05

**T**@M


**3**422618 0009961 475


14




# 20 LEAD SMALL OUTLINE J LEAD (300 MIL JEDEC SOJ)

Rev. 1.00







	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX
Α	0.145	0.200	3.60	5.08
A <sub>1</sub>	0.025		0.64	
A <sub>2</sub>	0.120	0.140	3.05	3.56
В	0.014	0.020	0.36	0.51
С	0.008	0.013	0.20	0.30
D	0.496	0.512	12.60	13.00
E	0.292	0.300	7.42	7.62
E <sub>1</sub>	0.262	0.272	6.65	6.91
е	0.050 BSC		1.27 BSC	
н	0.335	0.347	8.51	8.81
R	0.030	0.040	0.76	1.02

Note: The control dimension is the inch column

Rev.1.05

**T@M** 

15