# SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716E-MARCH 2000-REVISED DECEMBER 2006

### **FEATURES**

- Member of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS
   Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

SN54LVT16244B...WD PACKAGE SN74LVT16244B...DGG, DGV, OR DL PACKAGE (TOP VIEW)

			l
1 <u>0E</u> [	1	48	2 <u>0E</u>
1Y1 [	2	47	] 1A1
1Y2	3	46	1A2
GND[	4	45	GND
1Y3 [	5	44	1A3
1Y4 [	6	43	] 1A4
V <sub>CC</sub> [	7	42	] v <sub>cc</sub>
2Y1	8	41	2A1
2Y2	9	40	2A2
GND[	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1 [	13	36	3A1
3Y2[	14	35	3A2
GND[	15	34	] GND
3Y3 [	16	33	3A3
3Y4 [	17	32	3A4
V <sub>CC</sub> [	18	31	] v <sub>cc</sub>
4Y1 [	19	30	] 4A1
4Y2 [	20	29	] 4A2
GND[	21	28	] GND
4Y3 [	22	27	] 4A3
4Y4 [	23	26	] 4A4
4 <u>0E</u> [	24	25	] 3 <u>OE</u>

### **DESCRIPTION/ORDERING INFORMATION**

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAG	E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Reel of 1000	SN74LVT16244BGRDR	VD244B
	FBGA – ZRD (Pb-free)	Reel of 1000	SN74LVT16244BZRDR	VD244B
		Tube of 25	SN74LVT16244BDL	
	SSOP – DL	Tube of 25	SN74LVT16244BDLG4	LVT16244B
–40°C to 85°C	330F - DL	Reel of 1000	SN74LVT16244BDLR	LV110244D
		Reel of 1000	74LVT16244BDLRG4	
-40°C 10 85°C	TSSOP – DGG	Reel of 2000	SN74LVT16244BDGGR	LVT16244B
	1350P - DGG	Reel of 2000	74LVT16244BDGGRG4	LV110244D
	TVSOP – DGV	Reel of 2000	SN74LVT16244BDGVR	- VD244B
	TVSOF - DGV	Reel of 2000	74LVT16244BDGVRE4	VD244B
	VFBGA – GQL	Deal of 1000	SN74LVT16244BGQLR	V/D244B
	VFBGA – ZQL (Pb-free)		SN74LVT16244BZQLR	VD244B
–55°C to 125°C	CFP – WD	Tube	SNJ54LVT16244BWD	SNJ54LVT16244BWD

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCBS716E-MARCH 2000-REVISED DECEMBER 2006



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The 'LVT16244B devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable  $(\overline{OE})$  inputs.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQL	OR	ZQL	_ PA	CKA	\GE
	(T	OP \	/IEV	V)	

		1	2	3	4	5	6	
Α	$^{\prime}$	()	()	()	()	()	$\overline{C}$	1
В	l	()	()	()	()	()	()	ı
С	l	()	()	()	()	()	()	ı
D	l	()	()	()	()	()	()	ı
Е	l	()	()			()	()	ı
F	l	()	()			()	()	ı
G	l	()	()	()	()	()	()	ı
Н	l	()	()	()	()	()	()	ı
J	l	()	()	()	()	()	()	ı
K	l	()	()	()	()	()	()	J

# TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	2 <del>OE</del>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub> V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND			2A2
E	2Y4	2Y3		2A4		
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	Y4 GND GND	4A4	4A3	
K	4 <del>OE</del>	NC	NC	NC	NC	3 <del>OE</del>

(1) NC - No internal connection

### GRD OR ZRD PACKAGE (TOP VIEW)

		1	2	3	4	5	6	
Α	$\bigcap$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
В		()	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
С		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
D		()	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
E		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
F		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
G		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
Н		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	
J		$\bigcirc$	$\bigcirc$	$\bigcirc$	()	$\bigcirc$	$\bigcirc$	
								-

# TERMINAL ASSIGNMENTS<sup>(1)</sup> (54-Ball GRD/ZRD Package)

	-							
	1	2	3	4	5	6		
Α	1Y1	NC	1 <del>OE</del>	2 <del>OE</del>	NC	1A1		
В	1Y3	1Y2	NC	NC	1A2 1A4 2A2	1A3		
С	2Y1	1Y4	V <sub>CC</sub>	V <sub>CC</sub>		1A4	2A1	
D	2Y3	2Y2	GND	GND		2A3		
E	3Y1	2Y4	GND	GND	2A4	3A1		
F	3Y3	3Y2	GND	GND	3A2	3A3		
G	4Y1	3Y4	V <sub>CC</sub>	V <sub>CC</sub>	3A4	4A1		
Н	4Y3	4Y2	NC	NC	4A2	4A3		
J	4Y4	NC	4 <del>OE</del>	3 <del>OE</del>	NC	4A4		


(1) NC - No internal connection



# FUNCTION TABLE (EACH 4-BIT BUFFER)

INPL	INPUTS			
ŌĒ	Α	Y		
L	Н	Н		
L	L	L		
Н	Χ	Z		

### **LOGIC DIAGRAM (POSITIVE LOGIC)**



Pin numbers shown are for the DGG, DGV, DL, and WD packages.

# SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716E-MARCH 2000-REVISED DECEMBER 2006



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedanc	e or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Voltage range applied to any output in the high state (2)		-0.5	V <sub>CC</sub> + 0.5	V
	Current into any autout in the law state	SN54LVT16244B		96	A
I <sub>O</sub>	Current into any output in the low state	SN74LVT16244B		mA	
	Comment into any output in the bink state (3)	SN54LVT16244B		48	A
Io	Current into any output in the high state <sup>(3)</sup>	SN74LVT16244B		64	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
		DGG package		70	
		DGV package		58	
$\theta_{JA}$	Package thermal impedance (4)	DL package		63	°C/W
		GQL/ZQL package		42	
			36		
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **Recommended Operating Conditions**(1)

			SN54LVT16	244B <sup>(2)</sup>	SN74LVT	16244B	UNIT	
			MIN	MAX	MIN	MAX	ONIT	
$V_{CC}$	Supply voltage		2.7	3.6	2.7	3.6	V	
V <sub>IH</sub>	High-level input voltage		2		2		V	
$V_{IL}$	Low-level input voltage		0.8		8.0	V		
VI	Input voltage			5.5		5.5	V	
I <sub>OH</sub>	High-level output current			-24		-32	mA	
I <sub>OL</sub>	Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	·	200		200		μs/V	
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C		

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

 <sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 (3) This current flows only when the output is in the high state and V<sub>O</sub> > V<sub>CC</sub>.
 (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Product preview



SCBS716E-MARCH 2000-REVISED DECEMBER 2006

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

D.	DAMETED	TEST	CONDITIONS	SN54L	VT16244B <sup>(1)</sup>	SN74LVT1	SN74LVT16244B		
Ρ,	RAMETER	1531 (	CONDITIONS	MIN	TYP <sup>(2)</sup> MAX	MIN TY	'P <sup>(2)</sup> MAX	UNIT	
V <sub>IK</sub>		$V_{CC} = 2.7 V,$	$I_I = -18 \text{ mA}$		-1.2		-1.2	V	
		$V_{CC} = 2.7 \text{ to } 3.6 \text{ V},$	$I_{OH} = -100  \mu A$	V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.2			
.,		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4		2.4		V	
V <sub>OH</sub>		V 2.V	I <sub>OH</sub> = -24 mA	2				V	
		V <sub>CC</sub> = 3 V	$I_{OH} = -32 \text{ mA}$			2			
		V 27V	I <sub>OL</sub> = 100 μA		0.2		0.2		
		$V_{CC} = 2.7 \text{ V}$	I <sub>OL</sub> = 24 mA		0.5		0.5		
\/			I <sub>OL</sub> = 16 mA		0.4		0.4	V	
$V_{OL}$		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA		0.5		0.5	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 48 mA		0.55				
			I <sub>OL</sub> = 64 mA				0.55		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		50		10		
l <sub>l</sub>	Control inputs	V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1	μΑ	
•	Data inputs V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$		1		1			
	Data Inputs	puts $V_{CC} = 3.6 \text{ V}$	$V_I = 0$		-5		<b>-</b> 5		
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 V				±100	μΑ	
I <sub>OZH</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V		5		5	μΑ	
I <sub>OZL</sub>		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V		-5		<b>-</b> 5	μΑ	
I <sub>OZP</sub>	J	$\frac{V_{CC}}{OE}$ = 0 to 1.5 V, $V_{O}$	= 0.5 V to 3 V,		±100 <sup>(3)</sup>		±100	μΑ	
I <sub>OZP</sub>	)	$\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$	= 0.5 V to 3 V,		±100 <sup>(3)</sup>		±100	μΑ	
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.19		0.19		
$I_{CC}$		$I_{O} = 0$ ,	Outputs low		5		5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.19		0.19		
Δl <sub>CC</sub>	(4)	$V_{CC} = 3 \text{ V to } 3.6 \text{ V, C}$ Other inputs at $V_{CC}$	One input at V <sub>CC</sub> – 0.6 V, or GND		0.2		0.2	mA	
Ci		$V_I = 3 \text{ V or } 0$			4		4	pF	
C <sub>o</sub>		$V_O = 3 \text{ V or } 0$			9		9	pF	

<sup>(1)</sup> Product preview

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 On products compliant to MIL-PRF-38535, this parameter is not production tested.
 This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

# SN54LVT16244B, SN74LVT16244B 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS716E-MARCH 2000-REVISED DECEMBER 2006



### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


			SN	SN54LVT16244B <sup>(1)</sup>				SN74LVT16244B				
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3 ± 0.3	$V_{CC} = 3.3 \text{ V}  \pm 0.3 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP <sup>(2)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	۸	Y	1.1	4.4		4.6	1.2	2.3	3.2		3.7	nc
t <sub>PHL</sub>	Α	ř	1.1	3.6		3.9	1.2	2	3.2		3.7	ns
t <sub>PZH</sub>	ŌĒ	Y	1.1	4.6		5.4	1.2	2.6	4		5	ns
t <sub>PZL</sub>	OL	Ť	1.1	5.4		6.2	1.2	2.7	4		5	113
t <sub>PHZ</sub>	ŌĒ	Y	1.6	5.7		6.2	2.2	3.3	4.5		5	20
t <sub>PLZ</sub>	OE	= Y	1.2	5		4.7	2	3.1	4.2		4.4	ns
t <sub>sk(LH)</sub>									0.5			no
t <sub>sk(HL)</sub>									0.5			ns

<sup>(1)</sup> Product preview (2) All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.





### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVT16244BDGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVT16244BDGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVT16244BDGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVT16244BDLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16244BDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16244BDGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16244BDL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16244BDLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16244BDLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT16244BGQLR	NRND	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVT16244BGRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVT16244BZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVT16244BZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

18-Sep-2008

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2009


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVT16244BDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVT16244BDGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVT16244BDLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVT16244BGQLR	BGA MI CROSTA R JUNI OR	GQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
SN74LVT16244BGRDR	BGA MI CROSTA R JUNI OR	GRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1
SN74LVT16244BZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
SN74LVT16244BZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1

www.ti.com 11-Aug-2009




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVT16244BDGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0
SN74LVT16244BDGVR	TVSOP	DGV	48	2000	346.0	346.0	33.0
SN74LVT16244BDLR	SSOP	DL	48	1000	346.0	346.0	49.0
SN74LVT16244BGQLR	BGA MICROSTAR JUNIOR	GQL	56	1000	346.0	346.0	33.0
SN74LVT16244BGRDR	BGA MICROSTAR JUNIOR	GRD	54	1000	346.0	346.0	33.0
SN74LVT16244BZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	346.0	346.0	33.0
SN74LVT16244BZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	346.0	346.0	33.0

# GQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



# ZQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



### DL (R-PDSO-G\*\*)

### **48 PINS SHOWN**

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# GRD (R-PBGA-N54)

# PLASTIC BALL GRID ARRAY




 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$ 

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



# ZRD (R-PBGA-N54)

# PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$ 

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead—free. Refer to the 54 GRD package (drawing 4204759) for tin—lead (SnPb).



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated