
# 4-Bit Arithmetic Logic Unit/ Function Generator

The MC10181 is a high–speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four–bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

- $P_D = 600 \text{ mW typ/pkg (No Load)}$
- $t_{pd}$  (typ): A1 to F = 6.5 ns
- $C_n$  to  $C_{n+4} = 3.1$  ns
- A1 to  $P_G = 5.0 \text{ ns}$
- A1 to  $G_G = 4.5 \text{ ns}$
- A1 to  $C_{n+4} = 5.0$



F	unctio	n Sele	ct	Logic Functions M is High C = D.C.	Arithmetic Operation M is Low C <sub>n</sub> is low					
S3	S2	S1	S0	F	F					
				$F = \overline{A}$ $F = \overline{A} + \overline{B}$ $F = \overline{A} + B$ $F = \text{Logical "1"}$ $F = \overline{A} \bullet \overline{B}$ $F = \overline{B}$ $F = A \odot B$ $F = \overline{A} \bullet B$ $F = A \oplus B$ $F = A \oplus B$ $F = A \odot B$	F = A F = A plus $(A \bullet \overline{B})$ F = A plus $(A \bullet B)$ F = A times 2 F = $(A + B)$ plus $0$ F = $(A + B)$ plus $(A \bullet \overline{B})$ F = A plus B F = A plus $(A + B)$ F = $(A + \overline{B})$ plus $0$ F = A minus B minus 1 F = $(A + \overline{B})$ plus $(A \bullet B)$ F = A plus $(A + \overline{B})$ F = minus 1 (two's complement) F = $(A \bullet \overline{B})$ minus 1 F = $(A \bullet B)$ minus 1 F = A minus 1					



#### ON Semiconductor

http://onsemi.com

#### MARKING DIAGRAMS




CDIP-24 L SUFFIX CASE 623



A = Assembly Location


WL = Wafer Lot YY = Year WW = Work Week

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

Device	Package	Shipping				
MC10181L	CDIP-24	15 Units / Rail				



#### **ELECTRICAL CHARACTERISTICS**

			Test Limits							
		Pin Under	-30°C		+25°C			+85°C		1
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙE	12		159			145		159	mAdc
Input Current	linH	9 10 11 13 14 15 16 17 18 19 20 21 22 23		390 350 390 320 425 425 350 425 350 390 390 350 460 320			245 220 245 200 265 265 220 265 220 245 245 220 290 200		245 220 245 200 265 265 220 265 220 245 245 220 290 200	μAdc
Input Leakage Current	l <sub>inL</sub>	9 10 11 13 14 15 16 17 18 19 20 21 22 23	0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5	320	0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5		200	0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3	200	μAdc
Output Voltage Logic 1	Voн	*	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
Output Voltage Logic 0	VOL	*	-2.000	-1.675	-1.990		-1.650	-1.920	-1.615	Vdc
Threshold Voltage Logic 1	Vона	*	-1.080		-0.980			-0.910		Vdc
Threshold Voltage Logic 0	V <sub>OLA</sub>	*		-1.655			-1.630		-1.595	Vdc

<sup>\*</sup> Test all input-output combinations according to Function Table.

 $<sup>^{\</sup>star\star}$  For threshold level test, apply threshold input level to only one input pin at a time.

#### **ELECTRICAL CHARACTERISTICS** (continued)

			TEST VOLTAGE VALUES (Volts)							
	@ Test Te	mperature	VIHmax	V <sub>ILmin</sub>	VIHAmin	V <sub>ILAmax</sub>	VEE	1		
		-30°C	-0.890	-1.890	-1.205	-1.500	-5.2	1		
		+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	1		
		+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	1		
		Pin		TEST VOLTAGE APPLIED TO PINS LISTED BELOW						
Characteristic	Symbol	Under - Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	VEE	(VCC)		
Power Supply Drain Current	ΙΕ	12					12	1, 24		
Input Current	l <sub>in</sub> H	9 10 11 13 14 15 16 17 18 19 20 21 22 23	9 10 11 13 14 15 16 17 18 19 20 21 22 23				12 12 12 12 12 12 12 12 12 12 12 12 12 1	1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24		
Input Leakage Current	l <sub>inL</sub>	9 10 11 13 14 15 16 17 18 19 20 21 22 23		9 10 11 13 14 15 16 17 18 19 20 21 22 23			12 12 12 12 12 12 12 12 12 12 12 12 12 1	1, 24 1, 24		
Output Voltage Logic 1	Vон	*	*	*			12	1, 24		
Output Voltage Logic 0	VOL	*	*	*			12	1, 24		
Threshold Voltage Logic 1	Vона	*			**	**	12	1, 24		
Threshold Voltage Logic 0	VOLA	*			**	**	12	1, 24		

<sup>\*</sup> Test all input–output combinations according to Function Table.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

<sup>\*\*</sup> For threshold level test, apply threshold input level to only one input pin at a time.


					AC Switching Characteristics							
					–30°C *		+25°C			+85	°C *	
Characteristic	Symbol	Input	Output	Conditions†	Min	Max	Min	Тур	Max	Min	Max	Unit
Propagation Delay	t++,t	C <sub>n</sub>	C <sub>n+4</sub>	A0,A1,A2,A3	1.0	5.1	1.1	3.1	5.0	1.1	5.4	ns
Rise Time, Fall Time	t+,t-	C <sub>n</sub>	C <sub>n+4</sub>	A0,A1,A2,A3	1.0	3.2	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay  Rise Time, Fall Time	t++,t+-	C <sub>n</sub>	F1	A0	1.7	7.2	2.0	4.5	7.0	2.0	7.5	ns
	t-+,t	C <sub>n</sub>	F1	A0	1.7	7.2	2.0	4.5	7.0	2.0	7.5	ns
	t+,t-	C <sub>n</sub>	F1	A0	1.3	5.3	1.5	3.0	5.0	1.5	5.3	ns
Propagation Delay Rise Time, Fall Time	t++,t+-	A1	F1	_	2.6	10.4	3.0	6.5	10	3.0	10.8	ns
	t-+,t	A1	F1	_	2.6	10.4	3.0	6.5	10	3.0	10.8	ns
	t+,t-	A1	F1	_	1.3	5.4	1.5	3.0	5.0	1.5	5.3	ns
Propagation Delay	t++,t	A1	PG	\$0,\$3	1.6	7.0	2.0	5.0	6.5	2.0	7.0	ns
Rise Time, Fall Time	t+,t-	A1	PG	\$0,\$3	0.8	3.7	1.1	2.0	3.5	1.1	3.8	ns
Propagation Delay	t++,t	A1	G <sub>G</sub>	A0,A2,A3,C <sub>n</sub>	1.1	7.4	2.0	4.5	7.0	1.3	7.7	ns
Rise Time, Fall Time	t+,t-	A1	G <sub>G</sub>	A0,A2,A3,C <sub>n</sub>	1.2	5.1	1.5	4.0	5.0	1.2	5.3	ns
Propagation Delay	t+-,t-+	A1	C <sub>n+4</sub>	A0,A2,A3,C <sub>n</sub>	1.7	7.3	2.0	5.0	7.0	2.0	7.8	ns
Rise Time, Fall Time	t+,t-	A1	C <sub>n+4</sub>	A0,A2,A3,C <sub>n</sub>	1.0	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++,t-+	B1	F1	S3,C <sub>n</sub>	2.7	11.3	3.0	8.0	11	3.0	11.9	ns
Rise Time, Fall Time	t+,t-	B1	F1	S3,C <sub>n</sub>	1.2	5.3	1.5	3.5	5.0	1.5	5.3	ns
Propagation Delay	t++,t	B1	PG	S0,A1	1.6	7.7	2.0	6.0	7.5	2.0	8.0	ns
Rise Time, Fall Time	t+,t-	B1	PG	S0,A1	1.0	3.6	1.1	2.0	3.5	1.1	3.9	ns
Propagation Delay	t++,t	B1	G <sub>G</sub>	S3,C <sub>n</sub>	1.7	8.2	2.0	6.0	8.0	2.0	8.6	ns
Rise Time, Fall Time	t+,t-	B1	G <sub>G</sub>	S3,C <sub>n</sub>	1.4	5.2	1.5	3.0	5.0	1.2	5.4	ns
Propagation Delay	t+-,t-+	B1	C <sub>n+4</sub>	S3,C <sub>n</sub>	1.8	8.2	2.0	6.0	8.0	2.0	8.7	ns
Rise Time, Fall Time	t+,t-	B1	C <sub>n+4</sub>	S3,C <sub>n</sub>	0.9	3.1	1.0	2.0	3.0	1.0	3.2	ns
Propagation Delay	t++,t+-	M	F1	_	2.4	10.3	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+,t-	M	F1	_	1.1	5.1	1.5	4.0	5.0	1.5	5.3	ns
Propagation Delay	t+,t+	S1	F1	A1,B1	2.5	10.7	3.0	6.5	10	3.0	10.8	ns
Rise Time, Fall Time	t+-,t-	S1	F1	A1,B1	1.0	5.4	1.5	3.0	5.0	1.5	5.4	ns
Propagation Delay	t-+,t+-	S1	PG	A3,B3	1.7	8.3	2.0	6.0	8.0	2.0	8.4	ns
Rise Time, Fall Time	t+,t-	S1	PG	A3,B3	0.8	5.1	1.1	3.0	5.0	1.1	5.2	ns
Propagation Delay	t+,t+	S1	C <sub>n+4</sub>	A3,B3	1.6	9.3	2.0	6.0	9.0	2.0	9.9	ns
Rise Time, Fall Time	t+-,t-	S1	C <sub>n+4</sub>	A3,B3	0.9	5.3	1.1	3.0	5.0	1.0	5.2	ns
Propagation Delay	t+,t+	S1	G <sub>G</sub>	A3,B3	1.5	9.6	2.0	6.0	9.0	1.9	9.7	ns
Rise Time, Fall Time	t+-,t-	S1	G <sub>G</sub>	A3,B3	0.8	6.2	0.8	3.0	6.0	0.8	6.5	ns


<sup>†</sup> Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc.  $V_{CC1} = V_{CC2} = +2.0 \text{ Vdc}, V_{EE} = -3.2 \text{ Vdc}$ 

<sup>\*</sup> L Suffix Only

#### **PACKAGE DIMENSIONS**

CDIP-24 **L SUFFIX** CERAMIC PACKAGE CASE 623-05 ISSUE M





- NOTES:
  1. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  2. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (WHEN FORMED PARALLEL).

	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	31.24	32.77	1.230	1.290			
В	12.70	15.49	0.500	0.610			
С	4.06	5.59	0.160	0.220			
D	0.41	0.51	0.016	0.020			
F	1.27	1.52	0.050	0.060			
G	2.54	BSC	0.100	BSC			
J	0.20	0.30	0.008	0.012			
K	3.18	4.06	0.125	0.160			
L	15.24	5.24 BSC 0.600 BSC					
M	0 °	15°	0 °	15°			
N	0.51	1.27	0.020	0.050			

# **Notes**

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time)
Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781

Email: ONlit-asia@hibbertco.com

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda. Shinagawa–ku, Tokyo, Japan 141–8549

**Phone**: 81–3–5740–2745 **Email**: r14525@onsemi.com

Fax Response Line: 303-675-2167

800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local

Sales Representative.