

W83791SD
Winbond H/W
Monitoring IC



W83791SD Data Sheet Revision History

	Pages	Dates	Version	Version on Web	Main Contents
1	n.a.			n.a.	All version before 0.50 are for internal use.
2	n.a.	01/Jan	0.5	n.a.	First publication.
3	n.a.	02/Apr	1.0	1.0	Change all version include version on web site to 1.0
4					
5					
6					
7					

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this data sheet belong to their respective owners.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



TABLE OF CONTENTS

1. GENERAL DESCRIPTION.....	3
2. FEATURES	3
2.1. SPEECH ITEM	3
2.2. GENERAL	4
2.3. PACKAGE	4
3. KEY SPECIFICATIONS	4
4. PIN CONFIGURATION.....	5
5. PIN DESCRIPTION	6
6. FUNCTION DESCRIPTION.....	8
6.1 SPEECH FUNCTION.....	8
6.1.1 General Description	8
6.1.2 Event Trigger Queue.....	8
6.1.3 Connection of EEPROM.....	9
6.1.4 Speaker Output	10
7. ELECTRICAL CHARACTERISTICS.....	11
7.1 ABSOLUTE MAXIMUM RATINGS.....	11
7.2 DC CHARACTERISTICS	11
7.3 AC CHARACTERISTICS	14
7.3.1 Serial Bus Timing Diagram	14
8. HOW TO READ THE TOP MARKING	15
9. PACKAGE SPECIFICATION	16



1. GENERAL DESCRIPTION

W83791SD is a programmable speech synthesizer with 9-bit current DAC output that can connect to speaker or LINE_OUT by the AC'97 audio codec. It supports 1 CPU present or absent event trap, 5 external event traps, and 127 internal programmable event traps to trigger maximum 133 different speech output. If more than two events happen simultaneously, the priority set is: SLOTOCC# > EVNTRP1 > EVNTRP2 > EVNTRP3 > EVNTRP4 > EVNTRP5 > 127 Programmable events (Bank0 index 09h).

For the application of error messages from BIOS, 127 Programmable events are enabled with a watch dog timer. The time interval is programmable and events will be triggered when time out.

External flash memory interface with Winbond W55FXX is flexible to change warning voice message and support on-line programming flash data through I²CTM interface. An external resistor is added to provide ring oscillator.

Through the application software or BIOS, the users can edit and change the voice database in the serial flash chip by themselves under O.S.. A free Windows AP --- Voice EditorTM is provided for the voice editing, which can accept the *.wav file as the voice database resource. Users can replace the voice with which they like through the S/W.

W83791SD also provides two address setting pins A0 & A1 for different I²CTM address and can be connected up to 4 devices if necessary

2. FEATURES

2.1. Speech Item

- Programmable speech synthesizer
- New high fidelity synthesis algorithm
- Build in 8-bit current D/A converter
- Instruction cycle $\leq 400 \mu\text{S}$ typically
- Section control provided in each voice section
 - Variable frequency: 4.8/6/8/12 KHz
- External resistor for ring oscillator
- 1 CPU present or absent trigger input
- 5 External trigger inputs
- 127 Internal programmable trigger inputs with a watch dog timer
- Programmable 0-255 seconds timeout trigger inputs



2.2. General

- I²C™ serial bus interface
- 2 pins (A0, A1) to provide selectable address setting for application of multiple devices (up to 4 devices) wired through I²C™ interface
- Winbond hardware monitoring application software (Voice Editor™) support, for both Windows 95/98/ME/2000 and Windows NT 4.0/5.0
- Internal clock Oscillator with 3M Hz
- 5V VDD operation


2.3. Package

- 48-pin LQFP

3. KEY SPECIFICATIONS

- Supply Voltage 5V
- Operating Supply Current 5 mA typ.

4. PIN CONFIGURATION





5. PIN DESCRIPTION

- I/O_{12t} - TTL level bi-directional pin with 12 mA source-sink capability
- I/O_{12ts} - TTL level and schmitt trigger with 12 mA source-sink capability
- I/OD_{8ts} - TTL level and schmitt trigger open drain output with 8 mA sink capability
- OUT₁₂ - Output pin with 12 mA source-sink capability
- IN_t - TTL level input pin
- IN_{ts} - TTL level input pin and schmitt trigger
- AIN - Input pin(Analog)

Pin Name	Pin No.	Type	Description
EVNTRP5	1	IN _t	Event trapping to selection speech output sound.
EOP	2	IN _t	End of Process signal input from cascaded Flash.
REXT	3	IN _t	Resistor(Rosc) connect to VSB used to adjust ring oscillator frequency.
ADDR	4	OUT ₁₂	Speech address pulse output, connect to W55FXX. When this pin translates from logic high to logic low, it will latch the data pin 6 and shift it into a speech flash address counter.
CLKOUT	5	OUT ₁₂	Speech clock output, for speech data read-out and write-in, connect to W55FXX. When this pin translates from logic high to logic low, the data pin 6 will be latched by this clock.
DATA	6	I/O _{12t}	Serial data input/output, connect to W55FXX. The pin is latched by CLKOUT and ADDR acted as speech data and address respectively.
CTRL	7	OUT ₁₂	Output clock numbers of this pin decide which mode is selected. Connect to W55FXX.
MODE	8	OUT ₁₂	Output mode signal to W55FXX serial Flash.
SPEAKER	9	OUT ₁₂	Current type output driving an external speaker. The function is only working in VSB 5V OK.
A0	10	IN _{ts}	I ² C device address bit0 trapping during 5VDD power on.
A1	11	IN _{ts}	I ² C device address bit1 trapping during 5VDD power on.
VDD (5V)	12,13,17, 18,19,20, 24,25,29, 30,41	POWER	+5V VDD pins.
GND	14,16,27, 28,31,32, 33,35,36, 38,39,40	GROUND	Ground pins
SLOTOCC#	15	IN _{ts}	CPU presence signal. 0, means CPU is present. 1, means CPU is absent.

W83791SD



NC	23,26,37, 42,43,44		No connect.
SCL	21	IN _{ts}	Serial Bus Clock.
SDA	22	I/OD _{8ts}	Serial Bus bi-directional Data.
+3.3VIN	34	AIN	0V to 4.096V FSR Analog Inputs.
EVNTRP1-4	45-48	I/O _{12ts}	Event trapping to selection speech output sound.



6. FUNCTION DESCRIPTION

6.1 Speech Function

6.1.1 General Description

The W83791SD is a derivative of Winbond's *PowerSpeech*[™] synthesizers. There are up to 5 hardware trigger inputs and 128 programmable software event trigger inputs. If more than two events happen simultaneously, the priority set by the internal H/W is: SLOTOCC# > EVNTRAP1 > EVNTRAP2 > EVNTRAP3 > EVNTRAP4 > EVNTRAP5 > TRIGREG(Index 09h) 128 events. Software trigger is able to accommodate 128 event triggers, with timeout register (index 08h) enabled in advance for allowance of time on detecting devices. That is, once the system's power is on, BIOS can fill trigger event and speech voice will not be sent till the system fails owing to timeout. In addition, to prevent events from taking place simultaneously.

6.1.2 Event Trigger Queue

W83791SD provides 8 byte FIFO queue to store event trigger, i.e, the first 8 event can be served by speech and speech will clear FIFO queue after service. Coding of Speech program must assign correct CPU_MODE event vector to issue correct speech voices correspondent to speech trigger events. For example, CPU_MODE event vector =1 represents absence of CPU, then coding speech with CPU is absent voice. When W83791D detects no CPU exists, it will send vector = 1 to speech synthesizer and play this voice data. Following is the block diagram of the 8-Byte event trigger queue.




Figure 1. Event trigger Queue

For example: As BIOS usually has POST (Power On Self Test) program, then it will test every item step by step if no failure takes place, however, if it detects a failure on a specific item, it will hang on there. Therefore, BIOS could write timeout value to register 08h and start timer setup speech trigger event (register 09h), then is BIOS test program started. Whenever the system is hang on specific item such as DRAM testing, W83791SD would say "DRAM test fails" after the timeout previously set at CR[08h]. On the contrary, if DRAM test is ok, then BIOS could update the timeout value and proceed to the next test program.

Below is the speech CPU_MODE table of W83791SD:

CPU_MODE item	Definition	Vector (H)
POI	Reserverd	0,32
SLOTOCC	CPU present or absent	1
EVNTRAP1(TG1)	Hardware trgger1	2
EVNTRAP2	Hardware trgger2	3
EVNTRAP3	Hardware trgger3	4
EVNTRAP4	Hardware trgger4	5
EVNTRAP5	Hardware trgger5	6
TRIGREG	I2C setting software trigger	80-FF

Table 1. CPU_MODE Table

6.1.3 Connection of EEPROM

As is described previously that the W83791SD has connectable W55FXX to store voice data. To expand the storage capacity, users can select many W55FXX to connect with each other. The maximum capacity could be up to 16Mbit. Following is the connection chart of W55FX with W83791SD.




Figure 2. Speech Function Diagram

6.1.4 Speaker Output

Speech output pin is a 8 bit Current D/A converter, with which loading is needed. The resistor could range from 510~1K ohm and bipolar could be a low power NPN bipolar with β

Ω . Besides, SPK can also connect to AC97 codec chip Line_Out.
C is decouple capacitor and is usually 200p- 0.01uF




Figure. 3



7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Power Supply Voltage	-0.5 to 7.0	V
Input Voltage	-0.5 to VDD+0.5	V
Operating Temperature	0 to +70	° C
Storage Temperature	-55 to +150	° C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

7.2 DC Characteristics

(Ta = 0° C to 70° C, VDD = 5V ± 10%, VSS = 0V)

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	CONDITIONS
I/O_{12t} - TTL level bi-directional pin with source-sink capability of 12 mA						
Input Low Voltage	V _{IL}			0.8	V	
Input High Voltage	V _{IH}	2.0			V	
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 12 mA
Output High Voltage	V _{OH}	2.4			V	I _{OH} = - 12 mA
Input High Leakage	I _{LIH}			+10	μA	V _{IN} = V _{DD}
Input Low Leakage	I _{LIL}			-10	μA	V _{IN} = 0V
I/O_{12ts} - TTL level bi-directional pin with source-sink capability of 12 mA and schmitt-trigger level input						


Input Low Threshold Voltage	V _{IL}	0.5	0.8	1.1	V	V _{DD} = 5 V
Input High Threshold Voltage	V _{IH}	1.6	2.0	2.4	V	V _{DD} = 5 V
Hysteresis	V _{TH}	0.5	1.2		V	V _{DD} = 5 V
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 12 mA
Output High Voltage	V _{OH}	2.4			V	I _{OH} = - 12 mA
Input High Leakage	I _{LIH}			+10	μA	V _{IN} = V _{DD}
Input Low Leakage	I _{LIL}			-10	μA	V _{IN} = 0V
OUT_{12t} - TTL level output pin with source-sink capability of 12 mA						
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 12 mA
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -12 mA
OD₈ - Open-drain output pin with sink capability of 8 mA						
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 8 mA
OD₁₂ - Open-drain output pin with sink capability of 12 mA						
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 12 mA
OD₄₈ - Open-drain output pin with sink capability of 48 mA						
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 48 mA
IN_t - TTL level input pin						
Input Low Voltage	V _{IL}			0.8	V	
Input High Voltage	V _{IH}	2.0			V	
Input High Leakage	I _{LIH}			+10	μA	V _{IN} = V _{DD}



Input Low Leakage	ILIL			-10	μA	$V_{\text{IN}} = 0 \text{ V}$
IN_{ts} - TTL level Schmitt-triggered input pin						
Input Low Threshold Voltage	V _{t-}	0.5	0.8	1.1	V	V _{DD} = 5 V
Input High Threshold Voltage	V _{t+}	1.6	2.0	2.4	V	V _{DD} = 5 V
Hysteresis	V _{TH}	0.5	1.2		V	V _{DD} = 5 V
Input High Leakage	ILIH			+10	μA	$V_{\text{IN}} = V_{\text{DD}}$
Input Low Leakage	ILIL			-10	μA	$V_{\text{IN}} = 0 \text{ V}$

7.3 AC Characteristics

7.3.1 Serial Bus Timing Diagram



Serial Bus Timing Diagram

Serial Bus Timing

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
SCL clock period	t_{SCL}	10		uS
Start condition hold time	$t_{HD;SDA}$	4.7		uS
Stop condition setup-up time	$t_{SU;STO}$	4.7		uS
DATA to SCL setup time	$t_{SU;DAT}$	120		nS
DATA to SCL hold time	$t_{HD;DAT}$	5		nS
SCL and SDA rise time	t_R		1.0	uS
SCL and SDA fall time	t_F		300	nS

8. HOW TO READ THE TOP MARKING

The top marking of W83791SD



Left: Winbond logo

1st line: Type number W83791SD, D means LQFP (Thickness = 1.4 mm).

2nd line: Tracking code 025 A A

025: packages made in 2000, week 25


G: assembly house ID; A means ASE, O means OSE, G means Greatek

C: IC revision; A means version A, C means version C



9. PACKAGE SPECIFICATION

(48-pin LQFP)




Headquarters
 No. 4, Creation Rd. III
 Science-Based Industrial Park
 Hsinchu, Taiwan
 TEL: 886-35-770066
 FAX: 886-35-789467
 www: <http://www.winbond.com.tw/>

Taipei Office
 11F, No. 115, Sec. 3, Min-Sheng East Rd.
 Taipei, Taiwan
 TEL: 886-2-7190505
 FAX: 886-2-7197502
 TLX: 16485 WINTPE


Winbond Electronics (H.K.) Ltd.
 Rm. 803, World Trade Square, Tower II
 123 Hoi Bun Rd., Kwun Tong
 Kowloon, Hong Kong
 TEL: 852-27516023-7
 FAX: 852-27552064



**Winbond Electronics
 (North America) Corp.**
 2730 Orchard Parkway
 San Jose, CA 95134 U.S.A.
 TEL: 1-408-9436666
 FAX: 1-408-9436668

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owner.



I2C slave address is 0x5A.





REV	Description
0.1	First Publication



WINBOND ELECTRONICS CORP.			
Title			
W83791SD Application circuit			
Size	Document Number	Rev	
A		0.1	
Date:	Tuesday, May 29, 2001	Sheet	3 of 3