- A Member of the MuxIt™
 Serializer-Deserializer Building-Block Chip Family
- Supports Serialization of up to 10 Bits of Parallel Data Input at Rates up to 200 Mbps
- PLL Lock/Valid Input Provided to Enable Link Data Transfers
- Cascadable With Additional SN65LVDS151
 MuxIt Serializer-Transmitters for Wider
 Parallel Input Data Channel Widths
- LVDS Compatible Differential Inputs and Outputs Meet or Exceed the Requirements of ANSI TIA/EIA-644-A
- LVDS Inputs and Outputs ESD Protection Exceeds 12 kV HBM
- LVTTL Compatible Inputs for Lock/Valid, Enables, and Parallel Data Inputs Are 5-V Tolerant
- Operates With 3.3 V Supply
- Packaged in 32-Pin DA Thin Shrink
 Small-Outline Package With 26 Mil Terminal
 Pitch

SN65LVDS151DA (Marked as 65LVDS151) CI- V_{CC} 32 GND [CI+ 2 31 LCRI+ [3 LVI 30 LCRI-MCI-29 MCI+ CI EN 5 28 DI-9 **GND** 6 27 DI−8 ¶ V_{CC} 26 DI-7 LCO+ 8 25 LCO-DI–6 ∏ 9 24 DI–5 **1** 10 1 Vcc 23] EN DI-4 11 22 LCO_EN DI−3 **П** 12 21 DI-2 **1** 13 20 T VCC5 **GND** DI-1 14 19 DO+ DI-0 15 18 DO-GND 16 17

description

MuxIt is a family of general-purpose, multiple-chip building blocks for implementing parallel data serializers and deserializers. The system allows for wide parallel data to be transmitted through a reduced number of transmission lines over distances greater than can be achieved with a single-ended (e.g., LVTTL or LVCMOS) data interface. The number of bits multiplexed per transmission line is user-selectable and allows for higher transmission efficiencies than with existing fixed ratio solutions. MuxIt utilizes the LVDS (TIA/EIA-644-A) low voltage differential signaling technology for communications between the data source and data destination.

The MuxIt family initially includes three devices supporting simplex communications: the SN65LVDS150 phase locked loop frequency multiplier, the SN65LVDS151 serializer-transmitter, and the SN65LVDS152 receiver-deserializer.

The SN65LVDS151 consists of a 10-bit parallel-in/serial-out shift register, three LVDS differential transmission line receivers, a pair of LVDS differential transmission line drivers, plus associated input buffers. It accepts up to 10 bits of user data on parallel data inputs (DI–0 \rightarrow DI–9) and serializes (multiplexes) the data for transmission over an LVDS transmission line link. Two or more SN65LVDS151 units may be connected in series (cascaded) to accommodate wider parallel data paths for higher serialization values. Data is transmitted over the LVDS serial link at M times the input parallel data clock frequency. The multiplexing ratio M, or number of bits per data clock cycle, is programmed on the companion SN65LVDS150 MuxIt programmable PLL frequency multiplier with configuration pins (M1 \rightarrow M5). The range of multiplexing ratio M supported by the SN65LVDS150 MuxIt programmable PLL frequency multiplier is between 4 and 40. Table 1 shows some of the combinations of LCRI and MCI supported by the SN65LVDS150 MuxIt programmable PLL frequency multiplier.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MuxIt is a trademark of Texas Instruments.



description (continued)

Data is parallel loaded into the SN65LVDS151 input latches on the first rising edge of the M-clock input (MCI) signal following a rising edge of the link clock reference input (LCRI). The data is read out serially from the SN65LVDS151 shift registers on the rising edges of the M-clock input (MCI). The lowest order bit of parallel input data, DI-0, is output from DO on the third rising edge of MCI following the rising edge of LCRI. The remaining bits of parallel input data, DI-1 \rightarrow DI-(M-1) are clocked out sequentially, in ascending order, by subsequent MCI rising edges. The link clock output (LCO) signal rising edge is synchronized to the data output (DO) by an internal circuit clocked by MCI. The LCO signal rising edge follows the first rising edge of MCI after the rising edge of LCRI. Examples of operating waveforms for values of M = 4 and M = 10 are provided in Figure 1.

Both the LCRI and MCI signals are intended to be sourced from the SN65LVDS150 MuxIt programmable frequency multiplier. They are carried over LVDS differential connections to minimize skew and jitter. The SN65LVDS151 includes LVDS differential line drivers for both the serialized data output (DO) stream and the link clock output (LCO). The cascade input (CI) is also an LVDS connection, and when it is used it is tied to the DO output of the preceding SN65LVDS151.

An internal power-on reset (POR) and an enable input (EN) control the operation of the SN65LVDS151. When V_{CC} is below 1.5 V, or when EN is low, the device is in a low-power disabled state, and the DO and LCO differential outputs are in a high-impedance state. When V_{CC} is above 3 V and EN is high, the device and the two differential outputs are enabled and operating to specifications. The link clock output enable input (LCO_EN) is used to turn off the LCO output when it is not being used. Cascade input enable (CI_EN) is used to turn off the CI input when it is not being used.

Serialized data bits are output from the DO output, starting in ascending order, from parallel input bit DI-0. The number of serialized data bits output per data clock cycle is determined by the multiplexing ratio M. For values of M less than or equal to 10, the cascade input (Cl \pm) is not used, and only the first M parallel input bits (DI-0 though DI-[M-1]) are used. For values of M greater than 10, all ten parallel input bits (DI-0 though DI-9) are used, and the cascade input is used to shift in the remaining data bits from additional SN65LVDS151 serializers. Table 2 shows which input data bits are used as a function of the multiplier M.

Table 1. Example Combinations of LCRI and MCI Supported by the SN65LVDS150 MuxIt Programmable PLL Frequency Multiplier

	LCRI,	MHz	MCI,	MHz
M	MINIMUM MAXIMUM		MINIMUM	MAXIMUM
4	5	50	20	200
10	5	20	50	200
20	5	10	100	200
40	5	5	200	200




description (continued)

Table 2. Input Data Bits Used as a Function of the Multiplier M

	M = 4	M = 5	M = 6	M = 7	M = 8	M = 9	M = 10	M >10
1 St bit output	DI-0							
2 nd bit output	DI-1							
3 rd bit output	DI-2							
4 th bit output	DI-3							
5 th bit output	Invalid	DI-4						
6 th bit output	Invalid	Invalid	DI-5	DI-5	DI-5	DI-5	DI-5	DI-5
7 th bit output	Invalid	Invalid	Invalid	DI-6	DI-6	DI-6	DI-6	DI-6
8 th bit output	Invalid	Invalid	Invalid	Invalid	DI-7	DI-7	DI-7	DI-7
9 th bit output	Invalid	Invalid	Invalid	Invalid	Invalid	DI-8	DI-8	DI-8
10 th bit output	Invalid	Invalid	Invalid	Invalid	Invalid	Invalid	DI-9	DI-9
11 th + bits output	Invalid	CI bits						

block diagram



 \dagger The CI input includes a 110 Ω termination resistor.








Figure 1. Operating Waveform Examples

equivalent input and output schematic diagrams





Terminal Functions

TERMINAL				
NAME	NO.	1/0	TYPE	DESCRIPTION
CI+, CI–	31, 32	I	LVDS	Cascade input. This may be used to connect additional SN65LVDS151 units when the multiplexing ratio M value is greater than 10. This input has an internal 110- Ω nominal termination resistor.
CI_EN	5	I	LVTTL	Cascade input enable. Used to enable or disable the cascade input differential receiver. A high-level input enables the CI input, a low-level input disables the CI input.
DO-, DO+	17, 18	0	LVDS	Data output. This is the data being transmitted to the destination end of the serial link, or being supplied to another SN65LVDS151 unit in cascade.
EN	22	I	LVTTL	Enable. Controls device operation. A high-level input enables the device; a low-level input disables and resets the device. When initially enabled, all outputs are in a low-level condition.
GND	2, 16, 19, 27		NA	Circuit ground
LCO+, LCO-	25, 24	0	LVDS	Link clock output This is the data block synchronization clock being transmitted to the destination end of the serial link.
LCO_EN	21	I	LVTTL	Link clock output enable. Used to disable the link clock output when it is not being used. A high-level input enables the LCO output; a low-level input disables the LCO output.
LCRI+, LCRI-	3, 4	I	LVDS	Link clock reference input. This is the clock for latching in the parallel data; it comes from the PLL frequency multiplier.
LVI	30	I	LVTTL	Lock/valid input. This is a signal required for proper Muxlt system operation. It is directly connected to the LVO output of a SN65LVDS150. It is used to inhibit the operation of this device until after the PLL has stabilized. A low level input forces a reset of the internal latches and shift registers, and forces the DO and LCO outputs to a low level. A high level input enables operation.
MCI+, MCI-	28, 29	I	LVDS	M-clock input. This is the high frequency multiplied clock input from the local PLL frequency multiplier. It synchronizes the transmission of the link data
DI-9-DI-0	6-15	I	LVTTL	Parallel data inputs. Data is latched into the device on the first rising edge of MCI following a rising edge of LCRI.
V _{CC}	1, 23, 26		NA	Supply voltage
VCC5	20		NA	$5\text{-V}\ V_{CC}$ tolerance bias. Tied to $5\ V$ nominal when the LVTTL inputs are being driven by a device powered from a $5\text{-V}\ \text{supply}$, otherwise tied to local V_{CC}

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Sup	ply voltage range, V _{CC} (see Note 1)	0.5 V to 4 V
Volta	age range: DI-0 through DI-9 inputs	0.5 V to VCC5 +0.5 V
	EN, CI_EN, LCO_EN, LVI inputs, VCC5	–0.5 V to 5.5 V
	CI±, LCRI±, or MCI± Inputs, DO±, or LCO± output	its0.5 to 4 V
Elec	trostatic discharge, human body model (see Note 2):	
	MCI±, LCRI±, CI±, DO±, LCO±, and GND	±12 kV
	All pins	±2 kV
	Charged-device model (see Note 3): All pins	±500 V
Con	tinuous power dissipation	See Dissipation Rating Table
Stor	age temperature range	65°C to 150°C
Lead	d temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

- 2. Tested in accordance with JEDEC Standard 22, Test Method A114-B.
- 3. Tested in accordance with JEDEC Standard 22, Test Method C101.



DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
DA	1453 mW	11.6 mW/°C	756 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V	
High-level input voltage, VIH	DI-0 - DI-9, EN, LVI, LCO_EN, CI_EN	2			V
Low-level input voltage, V _{IL}	DI-0 - DI-9, EN, EVI, ECO_EN, CI_EN			0.8	V
Magnitude of differential input voltage, VID		0.1		0.6	V
Common-mode input voltage, V _{IC}	LCRI, MCI, CI	$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{ID} }{2}$	V
				VCC-0.8	V
Operating free-air temperature, TA	-40		85	°C	

timing requirements

	PARAMETERS	TEST CONDITIONS	MIN	MAX	UNIT	
t _{su(1)}	LCRI↑setup time before MCI↑		Coo Figure 2	0.5		ns
^t h(1)	LCRI hold time after MCI↑		See Figure 2	0.3		ns
t _{su(2)}	Data setup time, DI-0 - DI-9 before MCI↑ after L	Con Figure 2	0		ns	
th(2)	Data hold time, DI-0 - DI-9 valid after MCI↑ after	See Figure 3	2		ns	
4	CI setup time before MCI↑	T _A ≤ 25°C		-0.8		no
t _{su(3)}	Cr setup time before MCT	T _A = 85°C	See Figure 4	-1.1		ns
^t h(3)	CI hold time after MCI↑			2.5		ns
	Clark avalatima	LCRI		20	200	20
t _C	Clock cycle time	MCI		5	50	ns
t _W	High-level clock pulse width duration	MCI, LCRI		0.4 t _C	0.6 t _C	ns



Figure 2. Clock Input Timing Requirements




Figure 3. Data Input Timing Requirements




Figure 4. Cascade Input Timing Requirements

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
V _{ITH+}	Positive-going differential in	out voltage threshold	0 5			100	mV
VITH-	Negative-going differential in	nput voltage threshold	See Figure 5	-100			mV
V _{OD(SS)}	Steady-state differential out	out voltage magnitude	D 400 0 1/ 1400 m1/	247	340	454	mV
$\Delta V_{OD(SS)} $	Change in steady-state diffe magnitude between logic sta		R _L = 100 Ω , V _{ID} = ±100 mV, See Figures 6 and 7	-50		50	mV
V _{OC} (SS)	Steady-stade common-mod	e output voltage		1.125		1.375	V
ΔV _{OC} (SS)	Change in steady-state combetween logic states	mon-mode output voltage	See Figure 8	-50		50	mV
VOC(PP)	Peak-to-peak change comm	on-mode output voltage]		50	150	mV
			Enabled, $R_L = 100 \Omega$,		22	30	
			Disabled		0.5	1	
Icc	Supply current		$f_{(MCI)} = 200 \text{ MHz},$ $f_{(LCRI)} = 20 \text{ MHz},$ $R_L = 100 \Omega,$ DI-n=1010101010		35	65	mA
	D''	$(I_{ +} - I_{ -})$ (CI input) $V_{ D} = 0.4 \text{ V},$ $V_{ C} = 2.2 \text{ V}$ o		3		4.4	mA
ID	Differential input current	(I _I + - I _I -) (LCRI, MCI inputs)	$V_{IC} = 0.05 \text{ V to } 2.35 \text{ V},$ $V_{ID} = \pm 0.1 \text{ V}$	-2		2	μΑ
			V _I = 0 V	-2		-20	
		LCRI, MCI inputs	V _I = 2.4 V	-1.2			μΑ
1	Input current	01: 1	V _I =0 V	-4		-40	
		CI input	V _I = 2.4 V	-2.4			μΑ
	Danier off autout account	LCRI, MCI inputs	V 9V V 99V			20	^
I(OFF)	Power-off output current	CI input	$V_{CC} = 0 \text{ V}$, $V_I = 3.6 \text{ V}$			40	μΑ
lН	High-level input current	EN, LVI, DI-n, LCO_EN	V _{IH} = 2 V			20	μΑ
I _{IL}	Low-level input current	EN, LVI, DI-n, LCO_EN	V _{IL} = 0.8 V			10	μΑ
loo	Chart airquit autaut aureat	DO 100	V_{O+} or $V_{O-} = 0$ V	-10		10	m ^
los	Short-circuit output current	rrt-circuit output current DO, LCO		-10		10	mA
loz	High-impedance output curr	ent	$V_O = 0 V \text{ or } V_{CC}$	- 5		5	μΑ
I _{O(OFF)}	Power-off output current		$V_{CC} = 1.5 \text{ V}$, $V_{I} = 3.6 \text{ V}$	-5		5	μΑ
Cl	Input capacitance	LCRI, MCI inputs	$V_{ID} = (0.4\sin(4E6\pi t) + 0.5) V$		3		pF

 $^{^{\}dagger}$ All typical values are at T_A = 25°C and with V_{CC} = 3.3 V.

switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Decree of a delegation MOIT to DOT	$T_A \le 25^{\circ}C$		3	5	5.8	
^t d(1)	Propagation delay time, MCI↑ to DO↑	T _A = 85°C]	3	5	6.1	ns
	Decree of a delay fine MOIT to DO	$T_A \le 25^{\circ}C$	$R_L = 100 \Omega$, $C_L = 10 pF$,	3	5	5.8	
^t d(2)	Propagation delay time, MCI \uparrow to DO \downarrow	T _A = 85°C	See Figure 9	3	5	6.1	ns
	Barranetics delegation MOIT to LOOT	$T_A \le 25^{\circ}C$]	3	5	5.8	
^t d(3)	Propagation delay time, MCI↑ to LCO↑	T _A = 85° C]	3	5	6.1	ns
t _r	Differential output signal rise time			0.3	8.0	1.5	ns
t _f	Differential output signal fall time		$R_L = 100 \Omega$, $C_L = 10 pF$,	0.3	8.0	1.5	ns
tsk(p)	Pulse skew (tpHL - tpLH), DO		See Figure 10	-250	0	250	ps
tsk(pp)	Part-to-part output skew, Do]		0	2.3	ns
tsk(ω)	Multiple-frequency skew, LCO \uparrow to DO \uparrow or DO \downarrow	See Figure 11	-250	0	250	ps	
tPZL	Propagation delay time, high-impedance to low-			3	20	ns	
t _{PLZ}	Propagation delay time, low-level to high-imped	EN input to DO, LCO output, See Figure 12		3	10	ns	
tPHZ	Propagation delay time, high-level to high-imped	200 output, oee rigule 12		4	10	ns	




Figure 5. Receiver Voltage Definitions

Table 3. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE		
V _{I+}	٧ _	V_{ID}	V _{IC}		
1.25 V	1.15 V	100 mV	1.2 V		
1.15 V	1.25 V	−100 mV	1.2 V		
2.4 V	2.3 V	100 mV	2.35 V		
2.3 V	2.4 V	−100 mV	2.35 V		
0.1 V	0 V	100 mV	0.05 V		
0 V	0.1 V	−100 mV	0.05 V		
1.5 V	0.9 V	600 mV	1.2 V		
0.9 V	1.5 V	−600 mV	1.2 V		
2.4 V	1.8 V	600 mV	2.1 V		
1.8 V	2.4 V	−600 mV	2.1 V		
0.6 V	0 V	600 mV	0.3 V		
0 V	0.6 V	−600 mV	0.3 V		




Figure 6. Driver Voltage and Current Definitions







Figure 7. V_{OD} Test Circuit



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, Pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T. The measurement of $V_{OC}(PP)$ is made on test equipment with a -3 dB bandwidth of at least 5 GHz.

Figure 8. Test Circuit and Definitions for the Driver Common-Mode Output Voltage





Figure 9. Output Timing Waveforms



NOTE A: All input pulses are supplied by generators having the following characteristics: t_Γ or $t_\Gamma \le 1$ ns, MCI pulse repetition rate (PRR) = 50 Mpps, MCI Pulse width = 10 ± 0.2 ns, LCRI pulse repetition rate (PRR) = 5 Mpps, LCRI pulse width = 100 ± 20 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

Figure 10. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




Figure 11. LCO to DO Multiple-Frequency Skew Waveforms






Figure 12. Enable/Disable Time Waveforms

TYPICAL CHARACTERISTICS

AVERAGE SUPPLY CURRENT FREQUENCY 40 $V_{CC} = 3.3 V,$ T_A = 25°C 35 ICC-Average Supply Current - mA 30 25 20 15 10 5 0| 50 100 150 200 f - Frequency - Hz


Figure 13. Average Supply Current vs Frequency

MECHANICAL INFORMATION

DA (R-PDSO-G**)

38 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-153







com 8-Aug-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LVDS151DA	ACTIVE	TSSOP	DA	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS151DAR	ACTIVE	TSSOP	DA	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS151DARG4	ACTIVE	TSSOP	DA	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated