# *DDC11xEVM-PDK User's Guide*

Figure 1. DDC11xEVM-PDK Photo

The DDC11xEVM-PDK is an evaluation kit for evaluating the DDC112 (dual channel) and DDC114 (quad channel) current input 20-bit analog-to-digital (A/D) converters. The kit consists of a motherboard (DDCMB) for interfacing to a PC, one DDC112 device board (DDC112EVM), and one DDC114 device board (DDC114EVM). Easy-to-use software for the Microsoft Windows® operating system is included that allows performance evaluation of either device. Complete circuit descriptions, schematic diagrams, and bills of material are included in this user's guide.

The following related documents are available through the Texas Instruments web site at www.ti.com.

EVM-Compatible Device Data Sheets

Device	Literature Number	Device	Literature Number
DDC112U	SBAS085	SN74LVC07	SCES337
DDC114	SBAS255	REG113	SBVS031
OPA350	SBOS099	TPS75233	SLVS242
SN74LVC2T45	SCES516	SN105125	SLVS418
SN74LVC4245A	SCAS375	LM4040A41	SLOS456
REG104	SBVS025		

Windows, Microsoft, Windows XP, Excel are registered trademarks of Microsoft Corporation.
Spartan is a trademark of Xilinx, Inc.
All other trademarks are the property of their respective owners.

Contents

List of Figures

List of Tables

1   Introduction

The DDC11xEVM-PDK provides an easy-to-use platform for evaluating the DDC112 or DDC114 charge-digitizing A/D converters. A PC interface board (DDCMB) and daughterboards for the DDC112 or DDC114 are included along with software that makes analysis and testing of these devices simple.

2   DDC112

The DDC112 is a dual input, precision, wide dynamic range, charge-digitizing A/D converter with 20-bit resolution. The functional block diagram is shown in Figure 2. Low-level current output devices, such as photo sensors, can be directly connected to the DDC112 input. The most stringent accuracy requirements of many unipolar output sensor applications occur at low signal levels. The DDC112 combines the functions of current-to-voltage conversion, integration, programmable full-scale, A/D conversion, and digital filtering to produce precision, wide dynamic range results. Oversampling and digital filtering reduce system noise dramatically. Correlated double sampling captures and eliminates steady state and conversion cycle-dependent offset and switching errors that conventional analog circuits do not eliminate.

Figure 2. DDC112 Functional Block Diagram

The DDC112 continuously integrates the input signal by incorporating one dual integrator (A and B) per input channel. The output of the dual integrators are multiplexed into the A/D converter. In operation, one side of each input integrates the input charge, while the other side is being converted by the delta-sigma A/D converter and then reset. Figure 3 illustrates this operation. Another unique feature of the DDC112 is the option of external integrating capacitors. This option allows a user-programmable full-scale range. On the DDC112EVM evaluation fixture, sockets are provided on the device under test (DUT) board (P_{13} to P_{20}) to allow for easy insertion of these optional capacitors.

Figure 3. Integration/Conversion Timing of a Dual DDC112 A/D Converter

The gain of the DDC112 can be programmed to seven predetermined values through the software. Likewise, a user can install four external capacitors (C10, C11, C12, and C13) and design in a custom gain setting. Table 1 summarizes the available gain options.

Table 1. Input Ranges vs Gain Settings
for the DDC112[1]

Input Range Q_{IN} Range (pC)	Integration Capacitor (Nominal) C_{INT} (pF)
–0.2 to 50	12.5 (internal)
–0.4 to 100	25.0 (internal)
–0.6 to 150	37.5 (internal)
–0.8 to 200	50.0 (internal)
–1.0 to 250	62.5 (internal)
–1.2 to 300	75.0 (internal)
–1.4 to 350	87.5 (internal)
–4.0 to 1000	250 (external)

[1] In this example, the integration time is 1 ms.

Assuming a 10MHz system clock (pin 10 of the DUT), the relationship between the integration time, input current, and input charge is summarized in Equation 1 through Equation 3.

$$T_{INT} = \frac{Q_{IN}}{I_{IN(max)}}$$

(1)

$$\left(\frac{T_{INT}}{C_{INT}}\right) = \left(\frac{V_{REF}}{I_{IN(max)}}\right)$$

(2)

$$C_{INT} = \left(\frac{Q_{IN}}{V_{REF} - 0.1V}\right)$$

where

- T_{INT} = integration time in ms
- Q_{IN} = input charge in coloumbs
- I_{IN} = input current in amperes

(3)

The dual switched integrators of the A/D converter use a differential input topology, with the noninverting input internally tied to VREF. This architecture allows the digitizer to operate from a single supply. Before the beginning of each integration, the integrator is reset to VREF. Additionally, the offset, offset drift, noise, and kT/C errors are corrected at that time. A low-noise voltage reference of 4.096V (nominal) provides the best performance from the DDC112. The reference that is designed for the DDC112EVM DUT board is implemented with a LM4040 (4.1V reference), a low-pass R/C filter, and a single-supply operational amplifier (U3). The operational amplifier is loaded with multiple capacitors in an effort to further reduce reference noise and ripple.

A digital filter in the DDC112 passes a low-noise, high-resolution digital output to the serial I/O register. Because the serial I/O register is independent of the DDC112 conversion process, the output of multiple DDC112 units can be connected together in series to minimize interconnections.

The DDC112 integrates on one side of the dual switched integrator while it digitizes the other side (as illustrated in Figure 3). In the event that the integration time is less than the amount of time required to digitize Channel 1 and Channel 2, the DDC112 changes to a non-continuous mode. In this mode, the integration is not continuous and the device appears to skip integrations. The limiting factor in these situations is the time required to digitize the signals (Channel 1 and Channel 2).

3   DDC112EVM Hardware Description

The DDC112EVM is a device-under-test (DUT) board that contains one DDC112 device to be tested, data buffers, 4.1V reference, decoupling capacitors, sockets for optional input circuits, sockets for optional external gain configurations, and an analog breadboard area (see Figure 25 for layout artwork and appended schematic).

The PC interface board (DDCMB) and the DUT board are separate to minimize digital noise effects on the DDC112 unit being tested, as well as to allow for other DUT boards to be used (for example, a board with multiple converters). Digital buffers are installed at both ends of the interface to improve the isolation between the boards.

The DDC112EVM DUT board is carefully laid out to ensure low-noise evaluations. Note that all the digital pins are located on one end of the DDC112U with the analog pins on the other. Be careful to keep the digital activity as far away from the analog pins as possible. In particular, pins 9 through 17 of the DDC112U have higher digital activity than the others, and should be shielded from the analog functions. The digital return lines are carefully separated on the DDC112EVM DUT board. The additional ground plane shields on the top and bottom of the DDC112EVM DUT board are installed with the board to ensure that low-noise tests are possible. During operation, the lid of the DDC112EVM DUT board should be closed.

Proper grounding and shielding practices should be taken into consideration when designing the circuit layout for the DDC112. In the event that the application cannot tolerate the additional shields of the DDC112EVM DUT board, an alternative layout is shown in Figure 4, where a PC ground plane is placed around the inputs of the DDC112 (pins 1 and 28). This shield helps minimize coupled noise into the input pins. Additionally, the pins that are used for the external integration capacitors (pins 3, 4, 5, 6, 23, 24, 25, and 26) should be guarded by a ground plane when the external capacitors are used.

The digital and analog planes are not separate on this demonstration fixture because of the low level of digital activity on the board. Regardless of the power-supply strategy, the bypass capacitors should be as close to the device as possible.

Figure 4. Recommended Shield for DDC112 Layout Design

3.1 Reference Circuit

The 4.096V reference that has been installed on the DDC112EVM DUT board has been carefully selected because of its low-noise performance. The LM4040-4.1 provides a 4.096V (nominal) reference. At the reference output, a single pole (3.157Hz) low-pass filter is inserted in the reference signal path. This filter is then followed by an amplifier configured as a buffer. The output of the amplifier has been loaded with 20.1μF of capacitance. This value of capacitance was derived through experimentation. The voltage reference circuit described above has been found to enable the DDC112U to perform optimally.

To evaluate alternative reference circuits, use jumper JP1 to connect an external reference source through the BNC connector, J5, or a user-designed reference circuit from the breadboard. Table 2 shows the jumper settings for JP1.

Table 2. Jumper Setting Definitions for JP1 for the Voltage Reference Source for the DDC112

Jumper Setting	Jumper Setting Function
Position A	Connects the 4.096V onboard reference to the DUT.
Position B	Connects the EXT VREF connector, J5, to the DUT.
Position C	Connects the breadboard VREF bus to the DUT.

3.2   Optional Component Sockets

Resistor and capacitor socket locations are included on the DDC112EVM DUT board to allow for optional input circuits and easy insertion of the optional external gain capacitors.

Figure 5. Input Structure on the DDC112EVM DUT Board

Figure 5 shows the topology of the input socket options and BNC connectors. For this input structure to work as shown, jumpers JP2 and JP3 must be removed from the DDC112 DUT board so that R6 and R7 have no effect at the input. To simplify the diagram JP2, JP3, R6, and R7 are not shown. Using this arrangement, several different input configurations can be implemented on the DDC112 DUT board. For example, a photosensor can be installed for the IN1 (pin 1 of the DUT) using the P_3 and P_4 sockets. Alternatively, a voltage source could be used to excite the input of the converter by using J2 with a resistor installed in the Z_1 position (P_1 and P_2) sockets. Both of these configurations can be implemented on the IN2 (pin 28) input as well. A dc offset current can be injected into the input through J3. A resistor in the Z_3 position should be inserted if the source from J3 is voltage. A short should be inserted if the source is a current. It can be quickly seen that a variety of configurations can be implemented with this input circuitry configuration. The factory setting for this circuit is all input sockets open. The default inputs to the DDC112 connect to R6 and R7, which are 10MΩ resistors. The input to the resistors can be selected using the jumpers JP2 and JP3. JP2 is used as an input selection for IN1 of the DDC112, and can be selected to receive an input from J2 or J3. JP3 is used to select the input for IN2 of the DDC112 and can receive an input from J3 or J4. The factory default setting for JP2 and JP3 is J3 (INPUT CM).

External capacitors can be inserted in the C10, C11, C12, and C13 positions, as shown in Figure 6. These external capacitors can be used to set the gain of the DDC112U (DUT) to user specifications instead of the seven internal gains available. Refer to the DDC112 portion of this user guide for more details concerning the appropriate value of these external capacitors. For further detailed information, also refer to the DDC112 product data sheet. For best performance, the leads of the capacitors should be as short as possible on C10 to C11 and C12 to C13.

Figure 6. External Gain Capacitor Socket Configuration for the DUT Board

4   DDC114

The DDC114 is a 20-bit, quad channel, current-input A/D converter (as shown in Figure 7). It combines both current-to-voltage and A/D conversion so that four low-level current output devices, such as photodiodes, can be directly connected to its inputs and digitized.

Figure 7. DDC114 Block Diagram

For each of the four inputs, the DDC114 provides a dual-switched integrator front-end. This design allows for continuous current integration: while one integrator is being digitized by the onboard A/D converter, the other is integrating the input current. Adjustable full-scale ranges from 12pC to 350pC and adjustable integration times from 50μs to 1s allow currents from fAs to μAs to be measured with outstanding precision. Low-level linearity is ±0.5ppm of the full-scale range and noise is 5.2ppm of the full-scale range.

In many ways, the DDC114 can be viewed as a dual DDC112; the difference between the devices is that the DDC112 offers the option of using external integrating capacitors, giving it the possibility for extended input ranges.

There are eight different capacitors available on-chip for both sides of every channel in the DDC114. These internal capacitors are trimmed in production to achieve the specified performance for range error of the DDC114. The range control pins (RANGE0–RANGE2) change the capacitor value for all four integrators. Consequently, all inputs and both sides of each input have the same full-scale range. Table 3 shows the capacitor value selected for each range selection.

Table 3. Range Selection of the DDC114

RANGE2	RANGE1	RANGE0	C_F (pF, typ)	Input Range (pC, typ)
0	0	0	3	−0.048 to 12
0	0	1	12.5	−0.2 to 50
0	1	0	25	−0.4 to 100
0	1	1	37.5	−0.6 to 150
1	0	0	50	−0.8 to 200
1	0	1	62.5	−0.1 to 250
1	1	0	75	−1.2 to 300
1	1	1	87.5	−1.4 to 350

5 DDC114EVM Hardware Description

The DDC114EVM is a device-under-test (DUT) board with a DDC114 device, data buffers, and a 4.1V reference (see Figure 28 for layout artwork and appended schematic). The interface and the appropriate circuit options for this device are similar to those available on the DUT board for the DDC112.

Three power-supply connections are provided on this DUT board: 5V, DVDD, and AVDD. The 5V supply is regulated on the DUT board to provide a 3.3V supply for the interface buffers. DVDD is the digital supply for the DDC114 and can range from 2.7V to 5.5V; AVDD is the analog supply to the DDC114 and must be between 4.75V and 5.25V. Jumpers JP1 and JP2 allow the board 5V and AVDD supplies to be tied to DVDD, if a single 5V supply is used. Table 4 summarizes the powering options of this board.

Table 4. Power Option Jumpers for DDC114 DUT Board

Jumper	Description
JP1	When installed, 5V is connected to DVDD (J3). When not installed, 5V must be supplied through J2.
JP2	When installed, AVDD is connected to DVDD (J3). When not installed, AVDD must be supplied through J4.

The inputs to the DDC114 device can be provided individually on the J6–J9 (AIN1 to AIN4) BNC connectors. For testing purposes, all four channels can be driven with the same signal if it is provided on J5 (AINCOM). Each of the four input channels connect to a jumper (JP4–JP7) for selecting whether the input is common (AINCOM), or if each input is individually connected through the BNC connectors (J6–J9). Each jumper is connected to a 10MΩ resistor (R16–R19), which in turn goes to one of the input channels (AIN1–AIN4). The default configuration is to have each jumper connect to J5 (AINCOM) so that one signal feeds all four channels through an individual 10MΩresistor per channel. Pin socket locations are also provided at each BNC connector to allow a resistor or jumper to connect the BNC to the actual input channel. Refer to the appended schematic for details. The factory setting is all pin sockets open.

6   DDCMB Hardware Description

The PC interface board, or motherboard, is called the DDCMB. This board has a USB interface for connecting to a PC; the USB interfaces to a small microcontroller that controls the functions of a Xilinx Spartan™-3 FPGA. The FPGA generates all the timing signals that are sent to the DUT and handles communication of data between the DUT and the PC.

The DDCMB is designed to be extremely flexible and therefore has many configurable settings. These settings are described in the following subsections. When using the board with this evaluation kit, the default settings should be used. Refer to the appended schematic and the layout diagram in Figure 31.

6.1   Motherboard Connectors

The USB interface to a personal computer is provided on J1. The connection to a DUT daughtercard is made using the J4 50-pin socket.

One connector is only provided for use in manufacturing the DDCMB. J2 is a JTAG header used for the configuration of the FPGA and downloading firmware to the EEPROM.

Power is supplied to the DDCMB in one of several ways. One way is directly through the screw terminal block J3. This input should be +5VDC. Another way is through connector J5. This connector accepts a 6V–9V DC voltage from an ac/dc wall adapter supply. AC adapters must be tip-positive/sleeve-negative, with an inner size of 2.5mm and outer size of 5.5mm. A third option is to power the board using the voltage supplied from the USB connection. Jumper JP3 allows selection of the USB supply or one of the two external supply options. The factory default settings for JP3 is the USB connection.

6.2   Motherboard Jumpers

Refer to Figure 31 for location of jumpers on the DDCMB.

6.2.1   Clock Options

Two clocks are used on the DDCMB: a clock for the USB microcontroller, and a clock for the FPGA. The FPGA generates all clocking signals for the DUT daughtercards. The USB microprocessor uses a 24MHz crystal (X1), while the FPGA (U7) uses an 80MHz crystal oscillator (U8).

6.2.2   Power Supplies

JP1 provides 3.3V while JP2 provides 5V to the daughtercard via the 50-pin connector; if these options are used, assure that the daughtercard is not also supplying 3.3V or 5V locally. The factory default setting for JP1 and JP2 is installed.

6.3 Motherboard Switches

S1, RESET_USB, resets the USB controller. Pushing this switch may be necessary if the DDCMB is not recognized by your PC when connecting it to the DDCMB.

S2, RESET_FPGA, resets the FPGA. Normally, it should not be necessary to use this switch.

6.4 Hardware LEDs on the Motherboard

A number of LED indicators are on the DDCMB. These indicators allow ease of monitoring the state the motherboard is in. Refer to Table 5 for a summary of these indicators.

Table 5. DDCMB LED Indicator Functions

LED	Function Indicator
D1	USB bus power detected.
D6	FPGA configuration is done.
D5	The motherboard is powered on with 5V available.
D7	3.3V power to motherboard available.
D8	2.5V power to motherboard available.
D9	1.2V power to motherboard available.
D3	3.3V motherboard to daughterboard power is connected.
D4	5V motherboard to daughterboard power is connected

7 DDC11xEVM-PDK Kit Operation

This section provides information on using the DDC11xEVM-PDK, including setup, program installation, and program usage.

7.1 Minimum Requirements

Before installing the software please verify that the PC meets the following minimum requirements:
- Microsoft ® Windows XP® operating system with Service Pack 2 (SP2) installed
- 1024 x 768 screen resolution
- USB 2.0 compatible port

Other configurations may work; however, they are not tested. Users should be advised that when capturing larger data sets, PCs equipped with the faster processors and ample memory tend to perform best.

7.2 Installing the Software

Application software can be downloaded from the DDC11xEVM-PDK product folder. Unzip the downloaded file into a known location.

Before installing the DDC11xEVM-PDK application software, the USB drivers must be installed. This step is best accomplished by letting Windows find the drivers when the hardware connects. The drivers are located in the driver directory. To begin, connect a power supply to the DDCMB. If the wizard has trouble finding the driver files, point to the location where the application software was unzipped. Connect a USB cable from the computer to the DDCMB through J1.

Use the Windows *Found New Hardware* Wizard to install the drivers. The DDCMB requires a boot driver and an application driver; therefore, new setups require going through the Found New Hardware Wizard twice. Figure 8 through Figure 13 show the first driver screens that appear.

Figure 8. Initial Found New Hardware Wizard Screen

Figure 9. Driver Selection for DDC USB Motherboard drv.1

Figure 10. Select to Search Removable Media to Find Drivers on CD

NOTE: You may see notices (Figure 11) that the drivers are not digitally signed, and given the
option to accept the drivers anyway. Choose *Continue Anyway*.

Figure 11. Driver Not Signed Notification—Choose Continue Anyway

Figure 12. Copying Driver Files

Figure 13. First Driver Installation Complete

After the first driver is installed, disconnect and reconnect the USB cable to the DDCMB, or press the RESET_USB button on the DDCMB. This step causes the second driver to be installed. You will then see screens similar to those in Figure 14 through Figure 16.

Figure 14. Driver Selection for DDC USB Motherboard drv.2

Figure 15. Second Driver Not Signed Notification—Choose Continue Anyway

Figure 16. Copying Files for Additional Driver

Once the USB drivers are installed, the DDC11x Evaluation program can be installed. Double-click on setup.exe in the install directory. A screen similar to that shown in Figure 17 appears.

Figure 17. Initial Software Installer Screen

Next, the screen shown in Figure 18 appears. Verify that the installation directory is correct, and press the large button in the upper left corner of this screen to proceed.

Figure 18. Choose Software Installation Directory

When the installer completes copying files, the screen shown in Figure 19 appears.

Figure 19. Software Installation Complete

The software installation is now complete. Disconnect power from the DDCMB and proceed to the next section.

7.3 Evaluating a DDC11x Device: Quick Start

With power disconnected to the DDCMB, connect one of the daughtercards to the motherboard by directly connecting the 50-pin header of the daughtercard to the 50-pin socket of the DDCMB.

Connect the power supply to the DDCMB (if not connected). To power the daughtercards from the DDCMB, attach jumpers JP1 and JP2 for the DDC112EVM, and JP2 only for the DDC114EVM. If using the DDC112EVM, attach jumpers JP1 and JP2 on the DDCMB to supply power to the DDC112EVM. When not powering the daughtercards from the DDCMB, remove JP1 and JP2 from the DDCMB. The DDC112EVM requires both 3.3V (J7) and 5V (J6) while the DDC114EVM requires 5V only at J2, assuming JP1 and JP2 of the DDC114EVM are connected. Turn on the power supply.

From the Windows **Start** menu, select the *DDC112_114_Evaluation* program. The program starts and displays a window as shown in Figure 20.

Figure 20. Initial Software Screen, FPGA Control Tab

From the **Daughtercard** drop-down menu at the top of this screen (Figure 21), select the daughtercard that is attached to the DDCMB. The settings shown on the **FPGA Control** tab are populated with the appropriate settings for the device connected.

Figure 21. Daughtercard Selection

Next, do a system refresh of the FPGA by clicking on the **Refresh All** button, located in the upper right corner of this screen. This refresh initializes the system to working defaults, and verifies communication with the FPGA. When communication is established, the **Take Data** button is enabled. The software is now ready to receive data from the DDC.

7.3.1 Main Window Controls

A number of controls are always visible, regardless of the tab selected in the main tab control.

The **Quit** button causes the program to exit and releases system resources. The **Refresh All** button updates the state of all FPGA registers and pins to those states set in the FPGA control tab. The **Take Data** button causes an acquisition cycle to occur and loads data into the program memory and will update the graph with the data if the **Use Graph** check box is checked.

Data can be displayed in a number of formats, selected with the **Formatting** controls. The options are:

- *Codes*: data are displayed in raw codes or counts
- *% Full Scale*: data are displayed as a percentage of the full scale range
- *PPM of FS*: data are displayed in units of parts per million (PPM) of the full scale range
- *pC Scaled to Vref*: data are displayed in picocoulombs

The reference voltage can be set in the **Vref** text box control. The default value is 4.096V, which corresponds to the reference voltage provided by the onboard voltage references on the DDC daughtercards, but may be adjusted if a different reference voltage is used.

### 7.3.2 Main Window Menus

The Main window has three menus: **File**, **Data**, and **Graph**. This section describes the functions of each menu item.

File→ *Quit*

This option releases the USB port, closes all windows, and exits the software.

Data →*Save Data from Memory*

Collected data can be saved to a standard comma-separated value (CSV) formatted spreadsheet file. No header data are written to the file; only raw data. The columns are written in this order: Channel Name, Reading #, Reading [codes], Range [0-7], Vref [V], # of Bits [16 or 20].

Once a reading is made, the data can be saved to a file using the *Save Data from Memory* menu item. The data can then be analyzed further in Microsoft Excel® or a similar spreadsheet application that can parse data in user-defined CSV format.

Graph →*Plot Data on Graph*

If data are loaded into memory but not plotted on the graph (because the **Use Graph** check box is not checked), selecting this menu item plots that data on the graph.

7.3.3 FPGA Control Tab

The controls on this tab directly affect the operating mode of the DDC device being tested. This section explains the various fields and buttons that reside on this tab.

7.3.3.1 Registers Group Box

The fields in this box hold all the data that are used by the FPGA to generate the waveforms for the device under test and retrieve data. The following list summarizes of all the fields and the respective functions. Refer to the individual DDC device data sheets for further information on valid clock times and pin functions.

- **CONV Low Int**: This is the number of DDC System Clock Cycles for the CONV signal to remain low during integration. The actual time is listed next to the text box.
- **CONV High Int**: This is the number of DDC System Clock Cycles for the CONV signal to remain high during integration. The actual time is listed next to the text box.
- **CONV CONFIG**: The default value of this control is *Free Run*, and should be used in the data acquisition process. The other options should not be used.
- **CLK (High) (Low)**: This sets the high and low times of the DDC clock. The default value is 3 in both fields, representing the number of clock cycles that CLK will be high and low.
- **DDC CLK CONFIG**: Choose *Running* to enable the DDC clock or *Low* to disable the DDC clock.

- **FORMAT**: Choose how many bits wide the output word is on the DOUT line (16- or 20-bit). This option does not correspond to the FORMAT pin on the DDC114. It only controls the FPGA, and should be left at 20 bits for the DDC112 for proper operation.
- **Channel Count**: Number of channels to read back. Only the *2* or *4* settings are valid for the DDC112 or DDC114.
- **DCLK (High) (Low)**: The number of master clock cycles for DCLK to remain low and high during data readback. DCLK can be faster than the DDC System Clock, which is why DCLK is separate and may be much smaller than CLK Count.
- **nDVALID Ignore**: This is the number of nDVALID pulses to ignore, or rather the number of samples to initially discard from the device. Setting this number higher can help negate the effects of settling and give cleaner data from a dead conversion stop.
- **nDVALID Read**: This is the number of nDVALID pulses after which to capture data. The device has two sides to each integrator, so if there is a 4-channel device, 256 nDVALID Reads equate to 128 samples on four channels of both A and B sides.
- **DCLK Wait**: This is the number of master clock cycles to wait after detecting an nDVALID signal. Once a signal is detected, the data are ready; in some applications, however, a delay is helpful in achieving desired results.
- **HARDWARE TRIGGER**: In normal operation, this should be *Disabled*. If *Enabled*, a pulse can be issued on IP_1 to start a conversion after **Take Data** is pressed. If enabled and no pulse ever comes, the program appears to be frozen. If this condition happens, disable, cancel out the error messages, and refresh.

The **Write** button sends data from the PC to the FPGA, programming the settings in the FPGA to correspond to the settings listed above. When this button is pressed, the data are written and read back. If the data read back equal the data written, the screen appears as normal; however, if the data read back is different than the data set in the fields above, the text in those fields appears in a different color than black (on most systems, it appears in a dark red color).

7.3.3.2 Device Configuration Group Box

The controls in this box set the state of device configuration bits on the selected device under test, and correspond to those pins directly.

- **Range[2:0]**: These check boxes correspond to the RANGE pins on the DDC devices, and configure the range that the DDC is in. Checked corresponds to a logic 1; unchecked is a logic 0. '000' is range 0 and '111' is range 7, etc.
- **Format**: (DDC114 only) This configures the format that the DDC114 outputs data. '1' is 20-bit data per channel; '0' is 16-bit data.
- **SPEED**: This configures the Power setting for the DDC114. Unchecked ('0') is low speed and checked ('1') is high speed.
- **Testmode**: This configures the test mode for the DDC. Unchecked ('0') turns TEST mode off, and checked ('1') is TEST mode on. TEST mode disconnects the inputs and should produce an ideal baseline for noise and offset in the system.

Pressing the **Write to Pins** button sets the corresponding device hardware pins to the states in the checkboxes.

7.3.3.3 Direct DDC Control Group Box

The **Hard Reset DDC** button applies an approximately 500ms long pulse to the nRESET pin on the DDC, resetting the device.

7.3.4 Data Summary Tab

This tab displays the data in summary form. It displays all the channels, the average value measured by the channels, the RMS noise of the measured data, the peak-to-peak noise of the measured data, and the units that all these measurements are reported in. It also displays the RMS noise of all channels averaged together at the very top left.

Figure 22. Data Summary Tab

The format that the data are displayed in is controlled by the formatting options set in the main window **Formatting** controls.

7.3.5   Graph Tab

The graph tab displays a graph of data versus sample acquired. It always displays the readings in codes, regardless of the **Formatting** settings. The channel to display is selected using the **Channel** combo box on the bottom of the graph.

Figure 23. Graph Tab

Left-clicking and dragging a box zooms in to the selected section of the graph.

Right-clicking on the graph brings up limited zoom, format, print, and display features.

The graph zoom features can be disabled or locked using the **Lock X-axis**, **Lock Y-axis**, and **Lock All Other Graph Parameters** check boxes. These controls might be used to make it easier to zoom only horizontally or vertically without inadvertently changing the other axis.

7.4 Troubleshooting

1. If you see a dialog box as shown in Figure 24, or an error message seen on main window status bar saying *Error Writing Registers*, this message indicates that the DDCMB is either not connected via USB or has not been properly detected by the system. Verify that the USB connection is good, or press the RESET_USB (S1) button on the DDCMB to allow communication to be established.

Figure 24. USB Error Notification Dialog

8   Schematics and Layout

Full-size schematics for the DDC112EVM, DDC114EVM, and DDCMB boards are appended to this user's guide. The bills of material for each board are provided in Section 8.1.

Figure 25. Silkscreen for DDC112EVM DUT Board

Figure 26. Top Layer of DDC112EVM DUT Board

Figure 27. Bottom Layer of DDC112EVM DUT Board

Figure 28. Silkscreen for DDC114EVM DUT Board

Figure 29. Top Layer of DDC114EVM DUT Board

Figure 30. Bottom Layer of DDC114EVM DUT Board

Figure 31. Silkscreen of DDCMB Motherboard

Figure 32. Top Layer of DDCMB Motherboard

Figure 33. Mid Layer 1 of DDCMB Motherboard

Figure 34. Mid Layer 2 of DDCMB Motherboard

Figure 35. Bottom Layer of DDCMB Motherboard

Figure 36. Bottom Silkscreen of DDCMB Motherboard

8.1 Bills of Material

NOTE: All components should be RoHS compliant. Some part numbers may be either leaded or RoHS. Verify that purchased components are RoHS compliant.

Table 6. DDC112EVM Bill of Materials

| Item No.	Qty	Value	Ref Designator	Description	Vendor	Part Number
1	4	270pF	C10, C11, C12, C13	Capacitor, 50V ceramic radial, ±5%, C0G	Vishay/BC Components	K271J15C0GF5TL2
2	7	0.1μF	C2, C3, C4, C14, C15, C16, C17	Ceramic chip capacitor, 0.1μF 50V ±10%, X7R 0603	Murata	GRM188R71H104KA93D
3	5	10μF	C5, C6, C7, C8, C9	Ceramic chip capacitor, 10μF 10V ±10%, X7R 1206	Murata	GRM31CR71A106KA01L
4	2	22μF	C1, C18	Ceramic chip capacitor, 22μF 10V ±10%, X7R 1210	Murata	GRM32ER71A226KE20L
5	2		D1, D4	Diode, Schottky, 40V, 3A, SMD	Diodes Inc.	SBR3U40P1-7
6	1		D3	Precision micropower shunt voltage reference, 4.1V	Texas Instruments	LM4040A41IDBZR
7	2		D2, D5	LED Thin 565NM green diffused 0805 SMD	Lumex	SML-LXT0805GW-TR
8	1		J1	Connector, R/A dual row 50-pin shrouded header	Samtec	TSS-125-04-L-D-RA
9	4		J2, J3, J4, J5	BNC connector, female, RA, 50Ω, PCB	Tyco/AMP	5227161-2
10	2		J6, J7	Screw terminal block, 3.5mm, 2-position PCB	On Shore Technology Inc.	ED555/2DS
11	1		JP1	Terminal strip, 3-pin (3x2)	Samtec	TSW-103-07-G-D
12	2		JP2, JP3	Terminal strip, 3-pin (3x1)	Samtec	TSW-103-07-G-S
13	8		P13-P20	Socket receptacle, 0.014-0.026, 30AU	Tyco/AMP	5050863-5
14	0	—	P1-P12	Not Installed		
15	1	200Ω	R5	Resistor 200Ω, 1/10W 1% 0603 SMD	Panasonic	ERJ-3EKF2000V
16	1	402Ω	R2	Resistor 402Ω, 1/10W 1% 0603 SMD	Panasonic	ERJ-3EKF4020V
17	1	4.99kΩ	R3	Resistor 4.99kΩ, 1/10W 1% 0603 SMD	Panasonic	ERJ-3EKF4991V
18	1	10kΩ	R4	Resistor 10kΩ, 1/10W 1% 0603 SMD	Panasonic	ERJ-3EKF1002V
19	1	100kΩ	R1	Resistor 100kΩ, 1/10W 1% 0603 SMD	Panasonic	ERJ-3EKF1003V
20	2	10MΩ	R6, R7	Resistor 10MΩ, 1/4W 1% MELF SMD	Vishay/BC Components	2312 155 11006
21	0	—	Z1, Z2, Z3, Z4, Z5, Z6	Not Installed		
22	1		TP1	Testpoint, Multi-purpose, black, through-Hole	Keystone Electronics	5011
23	2		U1, U5	2-bit Transceiver, noninverting	Texas Instruments	SN74LVC2T45DCTR
24	1		U2	8-bit Transceiver, noninverting	Texas Instruments	SN74LVC4245ADWR
25	1		U3	Op-amp, precision, rail-to-rail	Texas Instruments	OPA350UA
26	1		U4	Dual current input, 20-bit analog-to-digital converter	Texas Instruments	DDC112U
27	1		N/A	DDC112 EVM PWB	Texas Instruments	6490020
28	2		N/A	DDC112 EVM shield PWB	Texas Instruments	6490021
29	4		N/A	1/4", Hex spacer, 6-32 thread	Keystone Electronics	2208
30	2		N/A	3/4", Hex spacer, 6-32 thread	Keystone Electronics	2211
31	2		N/A	3/4", Hinged spacer, 6-32 thread	Keystone Electronics	353
32	2		N/A	1/4", Machine screw, Phillips head, 6-32 thread	B&F Fastener Supply	PMSSS 632 0025 PH
33	4		N/A	1/2", Machine screw, Phillips head, 6-32 thread	B&F Fastener Supply	PMSSS 632 0050 PH
34	3		N/A	Shorting blocks	Samtec	SNT-100-BK-G-H

Table 7. DDC114EVM Bill of Materials

Item No.	Qty	Value	Ref Designator	Description	Vendor	Part Number
1	10	0.1μF	C1, C2, C3, C4, C5, C6, C7, C8, C9, C10	Ceramic chip capacitor, 0.1μF 50V ±10%, X7R 0603	Murata	GRM188R71H104KA93D
2	1	0.33μF	C20	Ceramic chip capacitor, 0.33μF 16V ±10%, X7R 0603	Murata	GRM188R71C334KA01D
3	8	10μF	C12, C13, C14, C15, C16, C17, C18, C19	Ceramic chip capacitor, 10μF 10V ±10%, X7R 1206	Murata	GRM31CR71A106KA01L
4	1	47μF	C11	Ceramic chip capacitor, 47μF 6.3V ±20%, X5R 1206	Murata	GRM31CR60J476ME19L
5	—		C21, C22, C23	Not Installed		
6	3		D1, D2, D3	Diode, Schottky, 40V, 3A, SMD	Diodes Inc.	SBR3U40P1-7
7	1		J1	Connector, R/A dual row 50-pin shrouded header	Samtec	TSS-125-04-L-D-RA
8	5		J5, J6, J7, J8, J9	BNC connector, female, RA, 50Ω, PCB	Tyco/AMP	5227161-2
9	3		J2, J3, J4	Screw terminal block,3.5mm 2-position PCB	On Shore Technology Inc.	ED555/2DS
10	3		JP1, JP2, JP3	Terminal strip, 2-pin (1x2)	Samtec	TSW-102-07-G-S
11	4		JP4, JP5, JP6, JP7	Terminal strip, 3-pin (1x3)	Samtec	TSW-103-07-G-S
12	—		P1-P30	Socket receptacle, 0.014-0.026, 30AU—Not Installed		
13	1	6.49kΩ	R1	Resistor 6.49kΩ, 1/10W 1% 0603 SMD	Panasonic	ERJ-3EKF6491V
14	2	10kΩ	R2, R3	Resistor 10kΩ, 1/10W 1% 0603 SMD	Panasonic	ERJ-3EKF1002V
15	4	10MΩ	R16, R17, R18, R19	Resistor 10MΩ, 1/4W 1% MELF SMD	Vishay/BC Components	2312 155 11006
16	—		R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15	Not Installed		
17	1	330Ω	RN4	Resistor Array 330Ω, 10-terminal bussed SMD	CTS Resistor Products	745C101331JPTR
18	4	1kΩ	RN1, RN2, RN3,RN5	Resistor Array 1kΩ, 10-terminal bussed SMD	CTS Resistor Products	745C101102JPTR
19	1		TP1	Testpoint, multi-purpose, black, through-hole	Keystone Electronics	5011
20	—		TP2, TP3, TP4, TP5	Not Installed		
21	1		U1	20-bit quad input ADC, 48-QFN	Texas Instruments	DDC114IRTCT
22	5		U2-U6	Hex buffer/driver w/open drain	Texas Instruments	SN74LVC07AD
23	1		U7	3.3V 2A LDO regulator 20-HTSSOP	Texas Instruments	TPS75233QPWP
24	1		U8	Op-amp, precision, rail-to-rail	Texas Instruments	OPA350UA
25	1		U9	Precision micropower shunt voltage reference, 4.1V	Texas Instruments	LM4040A41IDBZR
26	1		N/A	DDC114VM PWB	Texas Instruments	6489992
27	2		N/A	DDC114EVM-Shield PWB	Texas Instruments	6489997
28	4		N/A	1/4", Hex spacer, 6-32 thread	Keystone Electronics	2208
29	2		N/A	3/4", Hex spacer, 6-32 thread	Keystone Electronics	2211
30	2		N/A	3/4", Hinged spacer, 6-32 thread	Keystone Electronics	353
31	2		N/A	1/4", Machine screw, Phillips head, 6-32 thread	B&F Fastener Supply	PMSSS 632 0025 PH
32	4		N/A	1/2", Machine screw, Phillips head, 6-32 thread	B&F Fastener Supply	PMSSS 632 0050 PH
33	7		N/A	Shorting block	Samtec	SNT-100-BK-G-H

Table 8. DDCMB Bill of Materials

Item No.	Qty	Value	Ref Designator	Description	Vendor	Part Number
1	2	10pF	C1, C2	50V Ceramic chip capacitor, ±5%, C0G, 0603	Murata	GRM1885C1H100JA01D
2	3	47pF	C36, C37, C38	50V Ceramic chip capacitor, ±5%, C0G, 0603	Murata	GRM1885C1H470JA01D
3	3	0.01µF	C32, C35, C40	50V Ceramic chip capacitor, ±10%, X7R, 0603	Murata	GRM188R71H103MA01D
4	25	0.1µF	C4-C27, C39	50V Ceramic chip capacitor, ±10%, X7R, 0603	Murata	GRM188R71H104KA93D
5	2	0.33µF	C28, C29	16V Ceramic chip capacitor, ±10%, X7R, 0603	Murata	GRM188R71C334KA01D
6	2	1µF	C33, C34	16V Ceramic chip capacitor, ±10%, X7R, 0603	Murata	GRM188R71C105KA12D
7	4	10µF	C3, C30, C31, C41	16V Ceramic chip capacitor, ±10%, X5R, 1206	Murata	GRM31CR61C106KC31L
8	1		CF1	50V, 2200pF EMI filter, SMD	Panasonic	EXC-CET222U
9	8		D1, D3, D4, D5, D6, D7, D8, D9	LED green, SMD 0805	Lumex	SML-LXT0805GW-TR
10	2		D2, D10	Diode, Schottky, 40V, 3A, SMD	Diodes Inc.	SBR3U40P1-7
11	1		J1	Connector, USB type B, PCB	KobiConn	154-UBR44-E
12	1		J2	Header, 14-position, 2mm, Vvertical	Molex	87831-1420
13	1		J3	Terminal block, 3.5mm, 2-position	On Shore Technology	ED555/2DS
14	1		J4	Connector, R/A dual row 50-pin socket	Samtec	SSW-125-02-F-D-RA
15	1		J5	2.5mm Power connector	CUI Stack	PJ-102BH
16	2		JP1, JP2	1 X 2 header	Samtec	TSW-102-07-G-S
17	1		JP3	1 X 3 header	Samtec	TSW-103-07-G-S
18	2		L1, L2	Ferrite bead core, 0805	Panasonic	EXC-ML20A390U
19	1		Q1	MOSFET N-channel 30V 2.2A SOT-23-3	Fairchild	FDN337N
20	3	33Ω	R13, R14, R15	1/10W 5% chip resistor SMD, 0603	Panasonic	ERJ-3GEYJ330V
21	1	100Ω	R11	1/10W 1% chip resistor SMD, 0603	Panasonic	ERJ-3EKF1000V
22	2	200Ω	R10, R18	1/10W 1% chip resistor SMD, 0603	Panasonic	ERJ-3EKF2000V
23	3	402Ω	R5, R12, R17	1/10W 1% chip resistor SMD, 0603	Panasonic	ERJ-3EKF4020V
24	2	499Ω	R4, R9	1/10W 1% chip resistor SMD, 0603	Panasonic	ERJ-3EKF4990V
25	1	511Ω	R1	1/10W 1% chip resistor SMD, 0603	Panasonic	ERJ-3EKF5110V
26	2	2.21kΩ	R2, R3	1/10W 1% chip resistor SMD, 0603	Panasonic	ERJ-3EKF2211V
27	2	4.99kΩ	R19, R20	1/10W 1% chip resistor SMD, 0603	Panasonic	ERJ-3EKF4991V
28	1	10kΩ	R16	1/10W 5% chip resistor SMD, 0603	Panasonic	ERJ-3GEYJ103V
29	4	47kΩ	R21, R22, R23, R24	1/10W 5% chip resistor SMD, 0603	Panasonic	ERJ-3GEYJ473V
30	3	100kΩ	R6, R7, R8	1/10W 5% chip resistor SMD, 0603	Panasonic	ERJ-3GEYJ104V
31	2		S1, S2	Momentary tactile switch, 6.2mm, 160gf	C K	KSC222J LFS
32	1		U1	5V, Serial EEPROM 128 bit, TSSOP	Microchip	24LC00-I/ST
33	1		U2	USB Hi-speed periperal IC MCU	Cypress	CY7C68013A-56PVXC
34	1		U3	3.3V, 400mA LDO regulator	Texas Instruments	REG113NA-3.3
35	1		U4	1.2V, 120mA LDO regulator	Texas Instruments	SN105125DBVR
36	1		U5	2.5V, 400mA LDO regulator	Texas Instruments	REG113NA-2.5
37	1		U6	3.3V PROM	Xilinx	XCF04SVOG20C
38	1		U7	FPGA, Spartan 3E	Xilinx	XC3S250E-4TQG144C
39	1	80.0MHz	U8	3.3V Oscillator, ±50ppm, SMD	Connor-Winfield	CWX823-80.0M
40	1		U9	16MB SRAM IC ASYNC	ISSI	IS61WV102416BLL-10TLI
41	1		U10	5V, 800mA LDO regulator	Texas Instruments	REG104GA-5
42	—		TP1, TP2, TP3, TP4, TP5, TP6, TP7	Not Installed		
43	1		TP8	Testpoint, multi-purpose, black, through-hole	Keystone Electronics	5011
44	1	24.000MHz	X1	Crystal, 18pF, HC49/US SMD	Citizen	HCM49 24.000MABJ-UT

Table 8. DDCMB Bill of Materials (continued)

Item No.	Qty	Value	Ref Designator	Description	Vendor	Part Number
45	1		N/A	DDCMB PWB	Texas Instruments	6490016
46	4		N/A	Machine screws, Phillips lead 6-32 x 5/16	Building Fasteners	PMSSS 632 0031 PH
47	4		N/A	Hex standoff 6-32, 0.5"	Keystone Electronics	2210
48	3		N/A	Shorting block	Samtec	SNT-100-BK-G-H

Revision History

Changes from Original (October, 2007) to A Revision   **Page**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DXMIT
DCLK

J1
+5V
+3.3V
TEST

U1
+3.3V C17 0.1uF
+5V C2 0.1uF
8 VCCB VCCA 1
7 B1 A1 2
6 B2 A2 3
5 DIR GND 4
SN74LVC2T45DCT

+3.3V C15 0.1uF
C16 0.1uF +5V
R1 100K

U5
1 VCCA VCCB 8
2 A1 B1 7
3 A2 B2 6
4 GND DIR 5
SN74LVC2T45DCT

+5V
R3 4.99K
D3 LM4040DBZ
R4 10K
U3 OPA350
C4 0.1uF +5V
C8 10uF
C9 10uF

DVALID
CONV
DOUT

U2
+3.3V C14 0.1uF
+5V C3 0.1uF
24 VCCB VCCA
23 VCCB
21 B1 A1 3
20 B2 A2 4
19 B3 A3 5
18 B4 A4 6
17 B5 A5 7
16 B6 A6 8
15 B7 A7 9
14 B8 A8 10
GND 11
GND 12
GND 13
22 OE
2 DIR
SN74LVC4245ADW

U4
+5V C5 10uF
14 DVDD DGND 15
13 DIN DOUT 16
12 DXMIT DVALID 17
11 DCLK RANGE0 18
10 CLK RANGE1 19
9 CONV RANGE2 20
8 TEST AGND 21
7 AVDD VREF 22
6 CAP1A CAP2A 23
5 CAP1A CAP2A 24
4 CAP1B CAP2B 25
3 CAP1B CAP2B 26
2 AGND AGND 27
1 IN1 IN2 28
DDC112U

RANGE0
RANGE2
CLK

HEADER-25X2

RANGE1

C6 10uF C10 270pF
C11 270pF
P13 P17 C12 270pF
P14 P18
P15 P19
P16 P20 C13 270pF

JP1
JPR-2X3

C7 10uF

BB
+5V
+VDD
GND
VREF
BREADBOARD

JP2
IN1
J2 P1 Z1 P2
IN1 P3 Z2 P4
R6 10M

J3 P5 Z3 P6
INPUT CM P7 Z4 P8

J4 P9 Z5 P10
IN2 P11 Z6 P12

R7 10M

JP3
IN2

J5
EXT REF

J6 +5V R2 402 D2 GREEN
+5V IN C1 22uF D1 SBR3U40P1
TP1 GND

J7 +3.3V R5 200 D5 GREEN
+3.3V IN C18 22uF D4 SBR3U40P1

REVISION HISTORY

REV	ENGINEERING CHANGE NUMBER	APPROVED

POWER

REGULATOR

DUT DIGITAL

DUT ANALOG

TEST

DCLK

TO MOTHER BOARD

BNC

DDC114

* C21, C22, C23 : SOCKET.

* R4 THROUGH R15 : SOCKET.

BB AREA

TEXAS INSTRUMENTS

PRECISION ANALOG PRODUCTS
HIGH-PERFORMANCE ANALOG DIVISION
SEMICONDUCTOR GROUP

5411 EAST WILLIAMS BOULEVARD, TUCSON, AZ 85711 USA

ENGINEER **JASON BRIDGMON**	TITLE	
DRAWN BY **M. LOVE/B. BENJAMIN**	**DDC114EVM**	
DOCUMENT CONTROL NO. **6489993**		
SIZE B	DATE 1-APR-2010	REV **B**
SHEET 1 OF 1	FILE	

USB and Support Circuitry

Power

6VDC-15VDC IN

TO XILINX

TO DAUGHTERBOARD

TEXAS INSTRUMENTS

PRECISION ANALOG PRODUCTS
HIGH-PERFORMANCE ANALOG DIVISION
SEMICONDUCTOR GROUP
5411 EAST WILLIAMS BOULEVARD, TUCSON, AZ 85711 USA

ENGINEER JASON BRIDGMON
DRAWN BY M LOVE/B BENJAMIN
TITLE DDCMB
DOCUMENT CONTROL NO. 6490017
SIZE B
DATE 16-MAR-2010
REV B
SHEET 1 OF 2
FILE

U2 CY7C68013A_56
PD5/FD13, PD6/FD14, PD7/FD15, GND, CLKOUT, VCC, GND, SLRD, SLWR, RDY0/*SLRD, RDY1/*SLWR, XTALOUT, XTALIN, AGND, AVCC, DPLUS, DMINUS, AGND, VCC, GND, *IFCLK, RESERVED, SCL, SDA, VCC, PB0/FD0, PB1/FD1, PB2/FD2, PB3/FD3

PD4/FD12, PD3/FD11, PD2/FD10, PD1/FD9, PD0/FD8, *WAKEUP, VCC, RESET#, GND, PA7/*FLAGD/SLCS#, PA6/*PKTEND, PA5/FIFOADR1, PA4/FIFOADR0, PA3/*WU2, PA2/*SLOE, PA1/INT1#, PA0/INT0#, VCC, CTL2/*FLAGC, CTL1/*FLAGB, CTL0/*FLAGA, GND, VCC, GND, PB7/FD7, PB6/FD6, PB5/FD5, PB4/FD4

U1 24LC00
NC, NC, NC, VSS, VCC, NC, SCL, SDA

U10 REG104GA-5
VIN, ENABLE, GND, VOUT, NR/ADJUST

U3 REG113NA-3.3
VIN, ENABLE, GND, VOUT, NR/ADJUST

U5 REG113NA-2.5
VIN, ENABLE, GND, VOUT, NR/ADJUST

U4 SN105125
VIN, ENABLE, GND, VOUT, POK

J1 USB-B
VCC, D-, D+, GND

CF1 PAN_EXCCET222U EMI

X1 24MHz

FOR CY7C68013, VCC/AVCC; U2

Vcco (3.3V at 400mA)
Vccaux (2.5V at 400mA)
Vccint (1.2V at 150mA)

J5 CUI-STACK PJ102-BH 2.5 MM

IO_HEADER

Signals: TEST, RESETn, DCLK, DCLK-RET, DVALIDn, CONV, DXMITn, DOUT, CLK 4X, FORMAT, HISPD/LOPWRn, RANGE0, RANGE1, RANGE2, CLK

FPGA and Support Circuitry

U6
XCF04S

D0 — 1 D0 VCCJ 20 — V3p3
CCLK — 2 (DNC) VCCO 19
3 CLK VCCINT 18
4 TDI TDO 17
CFn — 5 TMS (DNC) 16
R19 4.99k — 6 TCK (DNC) 15 — C10 0.1uF
R20 4.99k — 7 CF (DNC) 14
8 OE/RESET CEO 13
INIT_B — 9 (DNC) (DNC) 12
DONE — 10 CE GND 11 — xDGND

V3p3

TCK — TDI
TMS — TDO

V3p3

J2 JTAG

U7
XC3S250E144

CFn — 1 PROG_B
PB5 — 2 IO_L01P_3
PB4 — 3 IO_L01N_3
PB0 — 4 IO_L02P_3
PB1 — 5 IO_L02N_3/VREF_3
6 IP
PB2 — 7 IO_L03P_3
PB3 — 8 IO_L03N_3
9 VCCO_1
10 IP
11 GND
12 IP/VREF_3
13 VCCO_3
V3p3 — 14 IO_L04P_3/LHCLK0
A15 — 15 IO_L04N_3/LHCLK1
A16 — 16 IO_L05P_3/LHCLK2
A17 — 17 IO_L05N_3/LHCLK3
A18 — 18 IP
19 GND
xDGND — 20 IO_L06P_3/LHCLK4
A19 — 21 IO_L06N_3/LHCLK5
WE — 22 IO_L07P_3/LHCLK6
I/O7 — 23 IO_L07N_3/LHCLK7
24 IP
I/O5 — 25 IO_L08P_3
I/O4 — 26 IO_L08N_3
27 GND
xDGND — 28 VCCO_3
V3p3 — 29 IP
30 VCCAUX
V2p5 — 31 IO/VREF_3
A3 — 32 IO_L09P_3
A4 — 33 IO_L09N_3
I/O1 — 34 IO_L10P_3
I/O0 — 35 IO_L10N_3
A2 — 36 IP

RAM

FOR XC3S250E144, VCCO; U7
C11 0.1uF C12 0.1uF C13 0.1uF C14 0.1uF
xDGND

FOR XC3S250E144, VCCAUX; U7
C15 0.1uF C16 0.1uF C17 0.1uF C18 0.1uF
xDGND

FOR XC3S250E144, VCCINT; U7
C19 0.1uF C20 0.1uF C21 0.1uF C22 0.1uF
xDGND

R21 47k

TMS — 108 IP
107 IO_L02N_2/A13 — RANGE2
105 IO_L10P_2/LDC1 — RANGE1
104 IO_L09N_1/LDC0 — RANGE0
103 IO_L09P_1/HDC — HISPD/LOPWRn
102 VCCAUX
101 IP — V2p5
100 IP
99 VCCO_1 — V3p3
98 IO/A0 — xDGND
97 IO_L08N_1/A1 — DXMITn
96 IO_L08P_1/A2 — A14
95 IO/VREF_1 — A13
94 IP
93 IO_L07N_1/A3/RHCLK7 — A12
92 IO_L07P_1/A4/RHCLK6 — A11
91 IO_L06N_1/A5/RHCLK5 — A10
90 IO_L06P_1/A6/RHCLK4 — A9
89 GND
88 IP
87 IO_L05N_1/A7/RHCLK3 — I/O8
86 IO_L05P_1/A8/RHCLK2 — I/O9
85 IO_L04N_1/A9/RHCLK1 — I/O10
84 IO_L04P_1/A10/RHCLK0 — I/O11
83 IP
82 IO/VREF_1 — I/O12
81 IO_L03N_1/A11 — I/O13
80 IO_L03P_1/A12 — OE
79 VCCINT — V1p2
78 VCCO_1 — V3p3
77 IP
76 IO_L02P_1/A13 — I/O15
75 IO_L02P_1/A14 — A8
74 IO_L01N_1/A15 — A7
73 IO_L01P_1/A16 — A6
GND — xDGND

RAM

U9
IS61WV102416

A14 — 25 A14 A15 24 — A15
A13 — 26 A13 A16 23 — A16
A12 — 27 A12 A17 22 — A17
A11 — 28 A11 A18 21 — A18
A10 — 29 A10 A19 20 — A19
A9 — 30 A9 NC 19
31 NC WE 18 — WE
I/O8 — 32 I/O8 I/O7 17 — I/O7
I/O9 — 33 I/O9 I/O6 16 — I/O6
I/O10 — 34 I/O10 I/O5 15 — I/O5
I/O11 — 35 I/O11 I/O4 14 — I/O4
V3p3 — 36 VDD GND 13 — xDGND
xDGND — 37 GND VDD 12 — V3p3
I/O12 — 38 I/O12 I/O3 11 — I/O3
I/O13 — 39 I/O13 I/O2 10 — I/O2
I/O14 — 40 I/O14 I/O1 9 — I/O1
I/O15 — 41 I/O15 I/O0 8 — I/O0
LB — 42 LB CE 7 — CE
UB — 43 UB NC 6
OE — 44 OE A0 5 — A0
45 OE A1 4 — A1
A8 — 46 A8 A2 3 — A2
A7 — 47 A7 A3 2 — A3
A5 — 48 A5 A4 1 — A4

RAM

FOR IS61WV102416, VDD; U9
C25 0.1uF C26 0.1uF
xDGND

V3p3
U8
CWX_823 80MHz
C23 0.1uF — 4 VDD EN 1
3 GND OUT 2 — FPGA_CLK
xDGND

S2
V3p3 R8 100k C24 0.1uF
xDGND

V3p3
R4 499
R9 499
D6 DONE

R13 33 R14 33 R15 33
C36 47pF C37 47pF C38 47pF
xDGND DDC

R22 47k R23 47k R24 47k
xDGND

TEXAS INSTRUMENTS

PRECISION ANALOG PRODUCTS
HIGH-PERFORMANCE ANALOG DIVISION
SEMICONDUCTOR GROUP
5411 EAST WILLIAMS BOULEVARD, TUCSON, AZ 85711 USA

ENGINEER | JASON BRIDGMON
DRAWN BY | M LOVE/B BENJAMIN
DOCUMENT CONTROL NO. | 6490017
TITLE | DDCMB
SIZE B | DATE 16-MAR-2010 | REV B
SHEET 2 OF 2 | FILE

Evaluation Board/Kit Important Notice

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user **is not exclusive.**

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.**

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM Warnings and Restrictions

It is important to operate this EVM within the input voltage range of 0V to +5V and the output voltage range of 0V to +5V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than +30°C. The EVM is designed to operate properly with certain components above +50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps