

M62021L/P/FP

System Reset IC with Switch for Memory Backup

REJ03D0784-0100 Rev.1.00 Sep 14, 2005

Description

The M62021 is a system IC that controls the memory backup function of microcomputer (internal RAM).

The IC outputs reset signals (RES/ \overline{RES}) to a microcomputer at power-down and power failure. It also shifts the power supply to RAM from main to backup, outputs a signal (\overline{CS}) that invokes standby mode, and alters RAM to backup circuit mode.

The M62021 contains, in a single chip, power supply monitor and RAM backup functions needed for a microcomputer system, so that the IC makes it possible to construct a system easily and with fewer components compared with a conventional case that uses individual ICs and discrete components.


Features

- Built-in switch for selection between main power supply and backup power supply to RAM.
- Small difference between input and output voltage ($I_{OUT} = 80 \text{ mA}$, $V_{IN} = 5 \text{ V}$) 0.2 V Typ
- Detection voltage (power supply monitor voltage) 4.40 V \pm 0.2 V
- Chip select signal output (\overline{CS})
- Two channels of reset outputs (RES/RES)
- Power on reset circuit built-in
- Delay time variable by an external capacitance connected to Ct pin
- Facilitates to form backup function with a few number of components


Application

• Power supply control systems for memory backup of microcomputer system and SRAM boards with built-in backup function that require switching between external power supply and battery.

Pin Arrangement



Block Diagram



Absolute Maximum Ratings

(Ta = 25°C, unless otherwise noted)

Item	Symbol	Ratings	Unit	Conditions		
Input voltage	V _{IN}	7	V			
Output current	l _{OUT}	100	mA			
Power dissipation	Pd	800	mW	8-pin SIP		
		625		8-pin DIP		
		440		8-pin SOP		
Thermal derating	Κθ	8	mW/°C	Ta ≥ 25°C	8-pin SIP	
		6.25			8-pin DIP	
		4.4			8-pin SOP	
Operating temperature	Topr	-20 to +75	°C			
Storage temperature	Tstg	-40 to +125	°C			

Electrical Characteristics

(Ta = 25°C, unless otherwise noted)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions		
Detection voltage	Vs	4.2	4.4	4.6	V	V _{IN} (at the change from H→L)		
Hysteresis voltage	ΔV_S	50	100	200	mV	$\Delta V_S = V_{SH} - V_{SL}$		
Temperature coefficient of	V _S /∆T	_	0.005	_	%/°C			
detection voltage								
Circuit current	Icc		2.0	4.0	mA	$I_{OUT} = 0mA$	$V_{IN} = 4V$	
			7.5	12.0			$V_{IN} = 5V$	
Difference between input and	V_{DROP}		0.125	0.25	V	$V_{IN} = 5V$	$I_{OUT} = 50mA$	
output voltage		1	0.2	0.4			$I_{OUT} = 80 \text{mA}$	
Ct output voltage (high level)	$V_{OH(Ct)}$	4.5	5.0	_	V	$V_{IN} = 5V^{*1}$		
Ct output voltage (low level)	V _{OL(Ct)}	_	0.02	0.1	V	$V_{IN} = 4V^{*1}$		
RES output voltage (high level)	V _{OH(RES)}	3.5	4.0	_	V	$V_{IN} = 4V^{*1}$		
RES output voltage (low level)	V _{OL(RES)}	_	0.02	_	V	$V_{IN} = 5V$	*1	
		_	0.05	0.2			Isink = 1mA	
RES output voltage (high level)	V _{OH(RES)}	4.5	5.0	_	V	$V_{IN} = 5V^{*1}$		
RES output voltage (low level)	$V_{OL(\overline{RES})}$	_	0.02	_	V	$V_{IN} = 4V$	*1	
		_	0.05	0.2			Isink = 1mA	
CS output voltage (high level)	$V_{OH(\overline{CS})}$	3.50	3.57	_	V	$V_{IN} = 4V^{*2}$		
		2.40	2.47	_		V _{IN} = 0V, V _{BAT} = 3V * ²		
CS output voltage (low level)	V _{OL(CS)}		0.08	_	V	V _{IN} = 5V	*1	
			0.1	0.3			Isink = 1mA	
Backup diode leakage current	I _R		_	±0.5	μΑ	V _{BAT} = 3V	$V_{IN} = 5V$	
		-	_	±0.5			$V_{IN} = 0V$	
Backup diode forward direction	V _F		0.54	0.6	V	$I_F = 10\mu A$	•	
voltage								
Delay time	t _{pd}	10	27	55	ms	$V_{IN} = 0V \rightarrow 5V$, $Ct = 4.7\mu F$		
Response time	t _d		5.0	25.0	μS	V _{IN} = 5V→4V		
RES limit voltage of operation	$V_{OPL(\overline{RES})}$		0.65		V	*3		

Notes: 1. Regarding conditions to measure V_{OH} and V_{OL} , voltage values are to be generated by internal resistance only and no external resistor is used.

- 2. These values are produced inserting an external resistor, $R_{\overline{CS}} = 1 \text{ M}\Omega$, between the \overline{CS} pin and GND.
- 3. With no external resistor (10 $k\Omega$ internal resistance only)

Test Circuit




Figure 1 Test Circuit

Switch Matrix

							SW					Measuring		
Item		Symbol	V1	V2	IF1	IF2	1	2	3	4	5	6	7	Instrument
Circuit current		I _{CC}	4V 5V	_	_	_	1	ON	OFF	1	OFF	1	1	lm1
Detection voltage (V _{IN} negative-going)	V _{OUT} CS Ct RES	V _S (V _{SL})	Decrease from 5V	_	_	_	1	ON	OFF	1	OFF	2 3 4 5 6	1	vm4 CRT Vm1
Difference between input and voltage	output	V_{DROP}	5V	l	-50mA -80mA	1	1	ON	OFF	1	OFF	2	2	Vm2
Ct output voltage (high level) Ct output voltage (low level)		V _{OH(Ct)}	5V 4V	_	_	_	1	ON	OFF	1	OFF	4	1	Vm4
RES output voltage (high level)		V _{OH(RES)}	4V 5V	-	_	-	1	ON	OFF	1	OFF	5	1	Vm4
RES output voltage (high leve		V _{OH(RES)}	5V		1mA —		1	ON	OFF	1	OFF	6	1	Vm4
RES output voltage (low level)		$V_{OL(\overline{RES})}$	4V		1mA		'	ON	011	ļ	OII	0	2	VIII4
CS output voltage (high level)	_* 1	$V_{OH(\overline{CS})}$	4V 0V		_		1	ON	OFF	1	OFF	3	1	Vm4
CS output voltage (low level)		$V_{OL(\overline{CS})}$	5V	_	1mA		·	0	0		0		2	
Backup diode leakage current		I _R	5V 0V	3V	_	1	1	ON	OFF	2	OFF	1	1	lm2
Backup diode forward direction voltage	n	V _F	0V	_	_	10μΑ	1	ON	OFF	3	ON	1	1	Vm3
Delay time Response time	V _{OUT} CS RES RES	t _{pd} t _d	_	_	_	_	2 *3	ON	ON *4	1	OFF	2 3 5 6	1	CRT


Notes: 1. To measure $V_{OH(\overline{CS})}$, insert a 1 M Ω resistor between the \overline{CS} pin and GND.

- 2. While monitoring each output by Vm4 or CRT, measure the input voltage Vm1 when the output goes from H to L and L to H. Regarding V_{SH} , raise V_{IN} from 4 V and measure the input voltage Vm1 when the output goes from H to L and L to H. ΔV_S is $V_{SH} V_{SL}$.
- 3. To measure delay time, change VIN from 0 V to 5 V and compare, with respect to each pin, the positive-going edge observed on a monitor with that of V_{IN} . To measure response time, change V_{IN} from 5 V to 4 V and compare, with respect to each pin, the negative-going edge observed on a monitor with that of V_{IN} .
- 4. Set the switch to OFF when measuring response time.

Pin Description

Pin No.	Pin Name	Symbol	Function			
1	Power supply output	V _{OUT}	VIN and VBAT are controlled by means of an internal switch and output through VOUT. The pin is capable of outputting up to 100 mA. Use it as VDD of CMOS RAM and the like.			
2	Backup power supply input	V_{BAT}	Backup power supply is connected to this pin. If a lithium battery is used, insert a resistor in series for safety purposes.			
3	Power supply input	V _{IN}	+5 V input pin. Connect to a logic power supply.			
4	Delay capacitor connection pin	Ct	A delay capacitor is connected to this pin. By connecting a capacitor, it is possible to delay each output.			
5	Positive reset output	RES	Connect to the positive reset input of a microcomputer. The pin is capable of flowing 1 mA sink current.			
6	Ground	GND	Reference for all signals.			
7	Negative reset output	RES	Connect to the negative reset input of a microcomputer. The pin is capable of flowing 1 mA sink current.			
8	Chip select output	CS	Connect to the chip select of RAM. The CS output is at low level in normal state thereby letting RAM be active. Under failure or backup condition, the CS output is set to high level, then RAM enters standby state disabling read/write function. The pin is capable of flowing a 1 mA sink current.			

Application Example



- Notes: * Capacitance to be connected: C_{IN} : $10\mu F$, C_{OUT} : $4.7\mu F$, Ct: $4.7\mu F$ 1. If connecting a zener diode, select one of $V_Z \approx 2V$ to 3V. ($I_Z = 0.1 mA$)

 - 2. When it is necessary to charge the back-up power supply such as using the large-capacity capacitor, connect it to $V_{\mbox{\scriptsize IN}}$ via a diode and a protection resistor.

Figure 2 Application Example

Configuration

Power Supply Detection

The internal reference voltage Vref is compare by means of a comparator with resistor-divided voltage V_R (resistor-divided voltage produced by R_1 and R_2 from V_{IN}).

If the input voltage is 5 V, V_R is set to 1.24 V or higher, so the comparator output is at low level and the Ct output (Q_1 collector output) is set to high level. If the input voltage drops to below 4.4 V in an abnormal condition, V_R becomes below 1.24 V, so the comparator output goes from low to high level and the Ct output, from high to low. The input voltage at this point is called V_{SL} . Next, when the input voltage, restored from abnormal state, has a rise, the comparator output goes from high to low level and the Ct output, from low to high.

The comparator used for detection has 100 mV hysteresis (ΔV_S), so that malfunctioning is prevented in case that the input voltage slowly drops or V_R nearly equals Vref.




Figure 3

Delay Circuit

Connecting an external capacitor to the Ct pin lets RES, \overline{RES} , \overline{CS} , and V_{OUT} be delayed due to RC transient phenomenon (electric charge).

Delay time is determined as follows.

$$\begin{split} \text{Delay time } (t_{pd}) &= C_1 \times (R_3 + R_4) \times 1n \frac{[V_{OH}(Ct) - V_{OL}(Ct)]}{[V_{OH}(Ct) - INV1(V_{TH})]} \\ &= C_1 \times 22k\Omega \times 0.2614 \\ &\approx 5.75 \times 10^3 \times C_1 \\ ^* \text{ C is an external capacitance}. \end{split}$$

Taking into consideration the time taken by the oscillator of microcomputer to be stable, connect a 4.7 μ F capacitor to the Ct pin. (As the response time of detection can be slowed due to internal structure depending in the rising rate of power supply, avoid connecting a too large capacitance.)




Figure 4 Delayed Output Waveforms of Ct

Schmitt Trigger Circuit

Since waveforms show a gentle rise due to the RC delay circuit, INV1, INV2, R5, and R6 constitute a Schmitt trigger circuit to produce hysteresis so as to prevent each output from chattering.

Internal Circuit




Figure 5 Internal Circuit

Timing Chart







Figure 6 Timing Chart

Input Voltage	In Normal Operation	In Failure (Instantaneous Drop)	Restoration from Failure (Instantaneous Drop)	In Backup State
Output Pin	Input voltage: 5V	Input voltage: 5V→4V Each output varies if the input voltage drops to V _{SL} or under	Input voltage: 4V→5V If the input voltage goes higher than VSL by 100mV, each output varies after delay produced by the delay circuit	Input voltage: 0V Backup voltage: 3V
V _{OUT}	With Q4 set to ON, a voltage (V _{IN} – V _{DROP}) is output	Q4 is turned OFF. A voltage $(V_{IN}-Q4V_{EB}(Di))$ is output by the diode between E and B of Q4.	Q4 is turned ON after delay and a voltage (V _{IN} – V _{DROP}) is output.	$V_{BAT} - V_{F}$
RES	The output level is V _{OL} (RES) with a logic low	As the state shifts from a logic low to logic high, the output level becomes approximately equal to the input voltage.	A logic high is maintained, and than shifts to a logic high.	_
RES	The output level is V _{OH} (RES) with a logic low	As the state shifts from a logic high to logic low, the output level becomes V _{OL} (RES).	A logic low is held, and than shifts to a logic high.	_
CS	The output level is V _{OL} (CS) with a logic low	As the state shifts from a logic low to logic high, the output level becomes the voltage V _{IN} – Q4V _{EB} (Di).	A logic high is maintained, and than shifts to a logic high.	The output is a logic high and the output level is V _{BAT} – V _F

Typical Characteristics










Package Dimensions

8P5 Plastic 8pin 340mil SIP







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2005 Danasas Tashnalagu Cam	All rights reserved	Drintad in Ionan