S71NS-P Memory Subsystem Solutions

MirrorBit® 1.8 Volt-only Simultaneous Read/Write, Burst Mode Multiplexed Flash Memory and Burst Mode Multiplexed pSRAM



512 Mb / 256 Mb / 128 Mb (32M / 16M / 8M x 16-bit) Flash 128 Mb / 64 Mb / 32 Mb (8M / 4M / 2M x 16-bit) pSRAM

Data Sheet (Preliminary)

Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V_{IO} range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

S71NS-P Memory Subsystem Solutions

MirrorBit® 1.8 Volt-only Simultaneous Read/Write, Burst Mode Multiplexed Flash Memory and Burst Mode Multiplexed pSRAM

512 Mb / 256 Mb / 128 Mb (32M / 16M / 8M x 16-bit) Flash 128 Mb / 64 Mb / 32 Mb (8M / 4M / 2M x 16-bit) pSRAM

Data Sheet (Preliminary)



Features

- Power supply voltage of 1.7 V to 1.95 V
- Burst Speed (Flash and pSRAM): 66 MHz, 83 MHz
- MCP BGA Package
 - 56 ball, 9.2 x 8.0 mm, 0.5 mm ball pitch
- Operating Temperature
 - Wireless, -25°C to +85°C

General Description

The S71NS-P Series is a product line of stacked Multi-Chip Package (MCP) memory solutions and consists of the following items:

- One or more S29NS-P flash memory die
- Multiplexed pSRAM

The products covered by this document are listed in the table below. For details about their specifications, please refer to their individual data sheet for further details.

| | pSRAM | | | | |
|-------|---------|-------------|-------------|-------------|--|
| | Density | 32 Mb | 64 Mb | 128 Mb | |
| | 128 Mb | S71NS128PB0 | S71NS128PC0 | - | |
| Flash | 256 Mb | S71NS256PB0 | S71NS256PC0 | = | |
| | 512 Mb | - | - | S71NS512PD0 | |


For detailed specifications, please refer to the individual data sheets:

| Document | Publication Identification Number |
|------------------------------|-----------------------------------|
| S29NS-P | S29NS-P_00 |
| 32M Multiplexed pSRAM Type 3 | muxpsram_10 |
| 64M Multiplexed pSRAM Type 3 | muxpsram_01 |
| 128 Mb CellularRAM AD-MUX | SWM128D108M1R |



1. Ordering Information

The order number is formed by a valid combinations of the following:



S71NS=Multi-Chip Product 1.8 Volt-only Simultaneous Read/Write Burst Mode Multiplexed Flash Memory + pSRAM

1.1 Valid Combinations

| Valid Combinations | | | | | | | | | |
|---|-----|---|--------|--------------|--------------|---------------------|----------|----------------|------|
| Product Family Code Flash Density (Mb) Process Technology (Mb) Package Type/ Model Nu | | | | Model Number | Packing Type | | | | |
| | 128 | | B0, C0 | PO CO | PO CO | P0 C0 7 IE 7HE | ZJE. ZHE | TV, JR, TW, TS | 0.00 |
| S71NS | 256 | Р | | ZUL, ZIIL | (Note 4) | 0, 2, 3 (Note 1) | | | |
| | 512 | | D0 | ZHE | UR | (Note 1) | | | |

Notes:

- 1. Packing Type 0 is standard. Specify other options as required.
- 2. BGA package marking omits leading "S" and packing type designator from ordering part number.
- 3. Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to availability of specific valid combinations and to check on newly released combinations.
- 4. Model Numbers TW and TS indicate products intended for use with MediaTek chipsets. Model numbers TV and JR are not intended for use with MediaTek chipsets.



1.2 Product Selector Guide

| Device OPN | Flash Density | pSRAM Density | MCP Speed (MHz) | pSRAM Supplier | Package |
|------------------|---------------|---------------|-----------------|----------------|------------------------------|
| S71NS128PB0ZJETV | | | 00 | | |
| S71NS128PB0ZJETW | | 32 Mb | 66 | | |
| S71NS128PB0ZJEJR | | | 20 | | |
| S71NS128PB0ZJETS | | | 83 | | |
| S71NS128PC0ZHETV | 128 Mb | | | | |
| S71NS128PC0ZJETV | | | 66 | | |
| S71NS128PC0ZHETW | | 64 Mb | | | |
| S71NS128PC0ZJEJR | | | 00 | | |
| S71NS128PC0ZHETS | | | 83 | Туре 3 | 9.2 x 8.0 mm, 56-ball MCP |
| S71NS256PB0ZJETV | | | 66 | | |
| S71NS256PB0ZJETW | | 00 M/s | 66 | | |
| S71NS256PB0ZJEJR | | 32 Mb | 83 | | |
| S71NS256PB0ZJETS | | | 83 | | |
| S71NS256PC0ZHETV | 256 Mb | Лb | | | |
| S71NS256PC0ZHETW | | | 66 | | |
| S71NS256PC0ZJETV | | 64 Mb | | | |
| S71NS256PC0ZJEJR | | | 00 | | |
| S71NS256PC0ZHETS | | | 83 | | |
| S71NS512PD0ZHEUR | 512 Mb | 128 Mb | 83 | SWM128D108M1R | |



2. Input/Output Descriptions

Table 2.1 identifies the input and output package connections provided on the device.

Table 2.1 Input/Output Descriptions

| Symbol | Description | Flash | RAM |
|-----------------|---|-------|-----|
| AMAX – A16 | Address inputs | Х | Х |
| A/DQ15-A/DQ0 | Multiplexed Address/Data | Х | Х |
| OE# | Output Enable input. Asynchronous relative to CLK for the Burst mode. | Х | Х |
| WE# | Write Enable input. | Х | Х |
| V _{SS} | Ground | Х | Х |
| NC | Not Connected. No device internal signal is connected to the package connector nor is there any future plan to use the connector for a signal. The connection may safely be used for routing space for a signal on a Printed Circuit Board (PCB). | Х | х |
| | Ready output; indicates the status of the Burst read. | | |
| | Flash Memory RDY (using default "Active HIGH" configuration) | | |
| | V _{OL} = data invalid | | |
| | V _{OH} = data valid | | |
| F-RDY/R-WAIT | Note: The default polarity for the pSRAM WAIT signal is opposite the default polarity of the Flash RDY signal. | X | x |
| | pSRAM WAIT (using default "Active HIGH" configuration) | | |
| | V _{OL} = data valid | | |
| | V _{OH} = data invalid To match polarities, change bit 10 of the pSRAM Bus Configuration Register to 0 (Active LOW WAIT). Alternately, change bit 10 of the Flash Configuration Register to 0 (Active LOW DNA) | | |
| CLK | RDY) Clock input. In burst mode, after the initial word is output, subsequent active edges of CLK increment the internal address counter. Should be at V _{IL} or V _{IH} while in asynchronous mode | Х | х |
| AVD# | Address Valid input. Indicates to device that the valid address is present on the address inputs. | | |
| | Low = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched. | | Х |
| | High = device ignores address inputs | | |
| F-RST# | Hardware reset input. Low = device resets and returns to reading array data | Х | |
| F-WP# | Hardware write protect input. At $V_{\rm IL}$, disables program and erase functions in the four outermost sectors. Should be at $V_{\rm IH}$ for all other conditions. | Х | |
| F-ACC/F-VPP | Accelerated input. At V_{HH} , accelerates programming; automatically places device in unlock bypass mode. At V_{IL} , disables all program and erase functions. Should be at V_{IH} for all other conditions. | Х | |
| R-CE# | Chip-enable input for pSRAM. | | Х |
| F-CE# | Chip-enable input for Flash. Asynchronous relative to CLK for Burst Mode. | Х | |
| R-CRE | Control Register Enable (pSRAM). | | Х |
| F-VCC | Flash 1.8 Volt-only single power supply. | Х | |
| R-VCC | pSRAM Power Supply. | | Х |
| R-UB# | Upper Byte Control (pSRAM). | | Х |
| R-LB# | Lower Byte Control (pSRAM) | | Х |
| DNU | Do Not Use. A device internal signal may be connected to the package connector. The connection may be used by Spansion for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at $V_{\rm IL}$. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to $V_{\rm SS}$. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections. | | |
| RFU | Reserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use for the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices. | | |



3. MCP Block Diagram

F-RST# • RST# F-ACC • ACC NS F-WP# WP# RDY F-RDY/R-WAIT CE# F-CE# OE# OE# WE# WE# AD15-AD0 A/DQ15-A/DQ0 AVD# AVD# CLK · CLK Amax-A16 Amax-A16 OE# WE# AVD# CLK WAIT pSRAM R-CE# CE# R-CRE CRE AD15-AD0 R-UB# UB# R-LB# LB# Amax-A16

Figure 3.1 MCP Block Diagram for S71NS128P and S71NS256P






Figure 3.2 MCP Block Diagram for S71NS512P



4. Connection Diagrams/Physical Dimensions

This section contains the I/O designations and package specifications for the S71NS-P.


4.1 Special Handling Instructions for FBGA Packages

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

4.2 Connection Diagrams

Figure 4.1 56-ball Fine-Pitch Ball Grid Array (S71NS128P and S71NS256P) (Top View, Balls Facing Down)



Note:

Addresses are shared between Flash and RAM depending on the density of the pSRAM.

| MCP | MCP Flash-Only Addresses Shared Addresses | | Shared ADQ Pins |
|-------------|---|---------|-----------------|
| S71NS128PB0 | A22-A21 | A20-A16 | |
| S71NS128PC0 | A22 | A21-A16 | A/DQ15-A/DQ0 |
| S71NS256PB0 | A23-A21 | A20-A16 | A/DQ15-A/DQ0 |
| S71NS256PC0 | A23-A22 | A21-A16 | |



Figure 4.2 56-ball Fine-Pitch Ball Grid Array for S71NS512P

(Top View, Balls Facing Down)



4.3 Physical Dimensions

D A eD ○ 0.10 C (2X) 13 12 11 10 9 SE 7 Е E1 еE 0+++++++ EDCBA INDEX MARK PIN A1 PIN A1 В CORNER <u>/</u>9` CORNER TOP VIEW SD ○ 0.10 C (2X) **BOTTOM VIEW** // 0.20 C ○ 0.08 C C <u>/</u>6\ SIDE VIEW 56X ∅ b Ø 0.15 M C A B Ø 0.08 M C

Figure 4.3 NLB056—56-ball VFBGA 9.2 x 8.0 mm

| PACKAGE | NLB 056 | | | |
|---------|--|-----------|------|--------------------------|
| JEDEC | N/A | | | |
| DxE | 9.20 mm x 8.00 mm PACKAGE | | mm | |
| SYMBOL | MIN | NOM | MAX | NOTE |
| Α | | | 1.20 | PROFILE |
| A1 | 0.20 | | | BALL HEIGHT |
| A2 | 0.85 | | 0.97 | BODY THICKNESS |
| D | | 9.20 BSC. | | BODY SIZE |
| E | | 8.00 BSC. | | BODY SIZE |
| D1 | 4.50 BSC. | | | MATRIX FOOTPRINT |
| E1 | 6.50 BSC. | | | MATRIX FOOTPRINT |
| MD | 10 | | | MATRIX SIZE D DIRECTION |
| ME | | 14 | | MATRIX SIZE E DIRECTION |
| n | | 56 | | BALL COUNT |
| Øb | 0.25 | 0.30 | 0.35 | BALL DIAMETER |
| eЕ | 0:50 BSC. | | | BALL PITCH |
| eD | 0.50 BSC | | | BALL PITCH |
| SD / SE | 0.25 BSC. | | | SOLDER BALL PLACEMENT |
| | A2 - A13,B1 - B14 C1,C2,C5,C6,C9,C10,C13,C14 D1,D2,D13,D14,E1,E2,E13,E14,F1,F2,F13,F14 G1,G2,G13,G14,H1,H2,H5,H6,H9,H10,H13,H14 J1 - J14, K2 - K13 | | | DEPOPULATED SOLDER BALLS |


NOTES:


- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 4.3, SPP-010.
- 4. PREPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 - SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 - $\ensuremath{\mathsf{n}}$ IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
- 10. OUTLINE AND DIMENSIONS PER CUSTOMER REQUIREMENT.


3507\ 16-038.22 \ 7.14.5



Figure 4.4 NSB056—56-ball VFBGA 9.2 x 8.0 mm







| BOTTOM | VIEW |
|---------------|------|
| | |
| | |

| PACKAGE | NSB | 056 | | |
|---------|---|----------|------|--------------------------|
| JEDEC | N/A | | | 1 |
| DXE | 9.20 mm x 8.00 mm PACKAGE | | | NOTE |
| SYMBOL | MIN | NOM | MAX | |
| Α | | | 1.20 | PROFILE |
| A1 | 0.20 | | | BALL HEIGHT |
| A2 | 0.85 | | 0.97 | BODY THICKNESS |
| D | ! | 9.20 BSC | | BODY SIZE |
| E | | 8.00 BSC | | BODY SIZE |
| D1 | | 4.50 BSC | | MATRIX FOOTPRINT |
| E1 | | 6.50 BSC | | MATRIX FOOTPRINT |
| MD | 10 | | | MATRIX SIZE D DIRECTION |
| ME | 14 | | | MATRIX SIZE E DIRECTION |
| n | 56 | | | BALL COUNT |
| Øb | 0.25 0.30 0.35 | | 0.35 | BALL DIAMETER |
| eE | - | 0.50 BSC | | BALL PITCH |
| eD | 0.50 BSC. | | | BALL PITCH |
| SE SD | 0.25 BSC. | | | SOLDER BALL PLACEMENT |
| | A2- A13,B1-B14,C1, C2,C5,C6,C9,C10,C13, C14, D1,D2,D13,D14,E1,E2, E13,E14,F1,F2,F13,F14,G1 ,G2,G13,G14,H1,H2, H5,H6,H9,H10,H13,H14, J1-J14, K2-K13 | | | DEPOPULATED SOLDER BALLS |

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME
 V44.5M 4004
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 4.3, SPP-010
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- $\begin{tabular}{c} \begin{tabular}{c} \begin{tabu$
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{\Theta/2}$

- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.
- 10. OUTLINE AND DIMENSIONS PER CUSTOMER REQUIREMENT.

NSB056 \ 16.038.22 \ 9.25.7



5. Revision History

| Section | Description | | | | |
|----------------------------------|---|--|--|--|--|
| Revision 01 (October 12, 2006) | | | | | |
| | Initial release | | | | |
| Revision 02 (December 8, 2006) | | | | | |
| Global | Added S71NS128PC0 | | | | |
| Revision 03 (September 10, 2007) | | | | | |
| Global | Added product details including ordering information for S71NS256PB0 | | | | |
| Revision 04 (September 26, 2007) | | | | | |
| Physical Dimension | Added mechanical drawing for the NSB056 package | | | | |
| Revision 05 (December 13, 2007) | | | | | |
| Global | Added product information for 83 MHz MCPs, including ordering part numbers and valid combinations | | | | |
| Revision 06 (May 2, 2008) | | | | | |
| General Description | Changed 32 M Multiplexed pSRAM Type 3 Publication Identification Number to muxpsram_10 | | | | |
| | Added Low-Halogen package option | | | | |
| | Removed height and ball pitch information from Package Modifier description | | | | |
| Ordering Information | Removed Character Position Descriptions table | | | | |
| | Updated Valid Combinations table | | | | |
| | Added Product Selector Guide table | | | | |
| Revision 07 (March 30, 2010) | | | | | |
| Ordering Information | Added model numbers TW and TS to indicate products intended for MediaTek chipsets. | | | | |
| Revision 08 (May 27, 2010) | | | | | |
| Product Selector Guide | Corrected package type combinations for 128+32 and 256+32 TW and TS model OPNs. | | | | |
| Revision 09 (July 8, 2010) | | | | | |
| | Added S71NS512PD0ZHEUR and its block and pinout diagrams. | | | | |
| Global | Removed 112-ball Lookahead diagram. | | | | |
| | Refreshed NC, DNU, RFU descriptions. | | | | |



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2006-2010 Spansion Inc. All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, EcoRAM™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.