

# DATA SHEET

## **TDA9965**

12-bit, 5.0 V, 30 Msps  
analog-to-digital interface for CCD  
cameras

Product specification  
Supersedes data of 2003 Nov 26

2004 Jul 05

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

## TDA9965

### FEATURES

- Clamp and Track/Hold (CTH) circuit with adjustable bandwidth, Programmable Gain Amplifier (PGA), 12-bit Analog-to-Digital Converter (ADC) and reference regulator
- Fully programmable via a 3-wire serial interface
- Sampling frequency up to 30 MHz
- PGA gain from 0 to 36 dB (in 0.05 dB steps)
- CTH programmable bandwidth from 35 to 284 MHz typical
- Standby mode (20 mW typical)
- Low power consumption of only 425 mW typical
- 5 V operation and 2.5 to 5.25 V operation for the digital outputs

- TTL compatible inputs; TTL and CMOS compatible outputs.

### APPLICATIONS

- CCD camera systems.

### GENERAL DESCRIPTION

The TDA9965 is a 12-bit analog-to-digital interface for a CCD camera. The device includes a CTH circuit, PGA and a low-power 12-bit ADC, together with its reference voltage regulator.

The CTH has a bandwidth circuit controlled by on-chip DACs via a serial interface.

A 10-bit digital clamp controls the ADC input clamp level.

### ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |                                                                      |          |
|-------------|---------|----------------------------------------------------------------------|----------|
|             | NAME    | DESCRIPTION                                                          | VERSION  |
| TDA9965HL   | LQFP48  | plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm | SOT313-2 |

### QUICK REFERENCE DATA

| SYMBOL                     | PARAMETER                                            | CONDITIONS                                                                        | MIN. | TYP. | MAX. | UNIT |
|----------------------------|------------------------------------------------------|-----------------------------------------------------------------------------------|------|------|------|------|
| V <sub>CCA</sub>           | analog supply voltage                                |                                                                                   | 4.75 | 5    | 5.25 | V    |
| V <sub>CCD</sub>           | digital supply voltage                               |                                                                                   | 4.75 | 5    | 5.25 | V    |
| V <sub>CCO</sub>           | digital output supply voltage                        |                                                                                   | 2.5  | 3    | 5.25 | V    |
| I <sub>CCA</sub>           | analog supply current                                | with internal regulator                                                           | –    | 65   | –    | mA   |
| I <sub>CCD</sub>           | digital supply current                               | with internal regulator                                                           | –    | 19   | –    | mA   |
| I <sub>CCO</sub>           | digital output supply current                        | f <sub>pix</sub> = 30 MHz; C <sub>L</sub> = 10 pF on all data outputs; ramp input | –    | 1    | –    | mA   |
| ADC <sub>res</sub>         | ADC resolution                                       |                                                                                   | –    | 12   | –    | bits |
| V <sub>i(IN)(p-p)</sub>    | CTH input voltage (peak-to-peak value)               |                                                                                   | –    | 2    | –    | V    |
| G <sub>CTH</sub>           | CTH output amplifier gain                            |                                                                                   | –    | 0    | –    | dB   |
| PGA <sub>dyn</sub>         | PGA dynamic range                                    |                                                                                   | –    | 36   | –    | dB   |
| f <sub>pix(max)</sub>      | maximum pixel frequency                              | code f <sub>co(CTH)</sub> = 0000                                                  | 30   | –    | –    | MHz  |
| N <sub>tot(rms)</sub>      | total noise from CTH input to ADC output (RMS value) | G <sub>PGA</sub> = 0 dB;<br>code f <sub>co(CTH)</sub> = 0000                      | –    | 0.85 | –    | LSB  |
| V <sub>n(i)(eq)(rms)</sub> | equivalent input noise (RMS value)                   | G <sub>PGA</sub> = 30 dB;<br>code f <sub>co(CTH)</sub> = 0000; note 1             | –    | 90   | –    | μV   |
| P <sub>tot</sub>           | total power consumption                              |                                                                                   | –    | 425  | –    | mW   |

### Note

1. Noise and clamp behaviour are not guaranteed for a PGA gain higher than 30 dB.

12-bit, 5.0 V, 30 Msps analog-to-digital  
interface for CCD cameras

TDA9965

BLOCK DIAGRAM




Fig.1 Block diagram.

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965


## PINNING

| SYMBOL            | PIN | DESCRIPTION                                                                                                                                       |
|-------------------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------|
| AGND4             | 1   | analog ground 4                                                                                                                                   |
| IN                | 2   | data input signal from CCD                                                                                                                        |
| AGND5             | 3   | analog ground 5                                                                                                                                   |
| STGE              | 4   | clamp storage capacitor pin                                                                                                                       |
| AGND1             | 5   | analog ground 1                                                                                                                                   |
| V <sub>CCA1</sub> | 6   | analog supply voltage 1                                                                                                                           |
| AGND2             | 7   | analog ground 2                                                                                                                                   |
| V <sub>CCA2</sub> | 8   | analog supply voltage 2                                                                                                                           |
| V <sub>ref</sub>  | 9   | ADC clamp reference voltage input; short-circuited to ground via a capacitor                                                                      |
| PGAOUT            | 10  | PGA amplifier signal output                                                                                                                       |
| ADCIN             | 11  | ADC analog signal input; externally connected to pin PGAOUT                                                                                       |
| n.c.              | 12  | not connected                                                                                                                                     |
| REGEN             | 13  | regulator enable input (active HIGH)                                                                                                              |
| V <sub>RB</sub>   | 14  | regulator reference voltage bottom                                                                                                                |
| V <sub>RT</sub>   | 15  | regulator reference voltage top                                                                                                                   |
| DEC               | 16  | regulator decoupling; decoupled to ground via a capacitor                                                                                         |
| REF32             | 17  | internal reference voltage; decoupled to ground via a capacitor                                                                                   |
| V <sub>CCA3</sub> | 18  | analog supply voltage 3                                                                                                                           |
| AGND3             | 19  | analog ground 3                                                                                                                                   |
| SEN               | 20  | enable input for the serial interface shift register (active LOW)                                                                                 |
| SCLK              | 21  | serial clock input for the serial interface                                                                                                       |
| SDATA             | 22  | serial data input: 10-bit PGA gain, 4-bit DAC for the frequency cut-off, 10 low significant bits for the digital ADC clamp and edge pulse control |
| D0                | 23  | ADC digital output 0 (LSB)                                                                                                                        |
| D1                | 24  | ADC digital output 1                                                                                                                              |
| D2                | 25  | ADC digital output 2                                                                                                                              |
| D3                | 26  | ADC digital output 3                                                                                                                              |
| D4                | 27  | ADC digital output 4                                                                                                                              |
| D5                | 28  | ADC digital output 5                                                                                                                              |
| OGND1             | 29  | digital output ground 1                                                                                                                           |
| V <sub>CCO1</sub> | 30  | digital output supply voltage 1                                                                                                                   |
| OGND2             | 31  | digital output ground 2                                                                                                                           |
| V <sub>CCO2</sub> | 32  | digital output supply voltage 2                                                                                                                   |
| D6                | 33  | ADC digital output 6                                                                                                                              |
| D7                | 34  | ADC digital output 7                                                                                                                              |
| D8                | 35  | ADC digital output 8                                                                                                                              |
| D9                | 36  | ADC digital output 9                                                                                                                              |
| D10               | 37  | ADC digital output 10                                                                                                                             |
| D11               | 38  | ADC digital output 11 (MSB)                                                                                                                       |
| STDBY             | 39  | standby control input (active HIGH); all output bits are logic 0 when standby is enabled                                                          |

12-bit, 5.0 V, 30 Msps analog-to-digital  
interface for CCD cameras

TDA9965

| SYMBOL            | PIN | DESCRIPTION                                           |
|-------------------|-----|-------------------------------------------------------|
| V <sub>CCD1</sub> | 40  | digital supply voltage 1                              |
| DGND1             | 41  | digital ground 1                                      |
| CLKADC            | 42  | ADC clock input                                       |
| CLPADC            | 43  | clamp control pulse input for ADC analog input signal |
| CLPOB             | 44  | clamp control pulse input at optical black            |
| SHP               | 45  | preset sample and hold pulse input                    |
| SHD               | 46  | data sample and hold pulse input                      |
| V <sub>CCD2</sub> | 47  | digital supply voltage 2                              |
| DGND2             | 48  | digital ground 2                                      |



# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL          | PARAMETER                                                                                       | CONDITIONS         | MIN.         | MAX.         | UNIT   |
|-----------------|-------------------------------------------------------------------------------------------------|--------------------|--------------|--------------|--------|
| $V_{CCA}$       | analog supply voltage                                                                           | note 1             | -0.3         | +7.0         | V      |
| $V_{CCD}$       | digital supply voltage                                                                          | note 1             | -0.3         | +7.0         | V      |
| $V_{CCO}$       | digital output supply voltage                                                                   | note 1             | -0.3         | +7.0         | V      |
| $\Delta V_{CC}$ | supply voltage difference<br>between $V_{CCA}$ and $V_{CCD}$<br>between $V_{CCD}$ and $V_{CCO}$ |                    | -1.0<br>-1.0 | +1.0<br>+4.0 | V<br>V |
| $V_i$           | input voltage                                                                                   | referenced to AGND | -0.3         | +7.0         | V      |
| $I_o$           | output current                                                                                  |                    | -10          | +10          | mA     |
| $T_{stg}$       | storage temperature                                                                             |                    | -55          | +150         | °C     |
| $T_{amb}$       | ambient temperature                                                                             |                    | -20          | +75          | °C     |
| $T_j$           | junction temperature                                                                            |                    | -            | 150          | °C     |

### Note

1. All supplies are connected together.

## HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

## THERMAL CHARACTERISTICS

| SYMBOL        | PARAMETER                                   | CONDITIONS  | VALUE | UNIT |
|---------------|---------------------------------------------|-------------|-------|------|
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | in free air | 76    | K/W  |

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

## CHARACTERISTICS

$V_{CCA} = V_{CCD} = 5\text{ V}$ ;  $V_{CCO} = 3\text{ V}$ ;  $f_{\text{pix}} = 30\text{ MHz}$ ;  $T_{\text{amb}} = -20\text{ to }+75\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

| SYMBOL                                                                | PARAMETER                              | CONDITIONS                                                                                                      | MIN. | TYP. | MAX.      | UNIT             |
|-----------------------------------------------------------------------|----------------------------------------|-----------------------------------------------------------------------------------------------------------------|------|------|-----------|------------------|
| <b>Supplies</b>                                                       |                                        |                                                                                                                 |      |      |           |                  |
| $V_{CCA}$                                                             | analog supply voltage                  |                                                                                                                 | 4.75 | 5    | 5.25      | V                |
| $V_{CCD}$                                                             | digital supply voltage                 |                                                                                                                 | 4.75 | 5    | 5.25      | V                |
| $V_{CCO}$                                                             | digital output supply voltage          |                                                                                                                 | 2.5  | 3    | 5.25      | V                |
| $I_{CCA}$                                                             | analog supply current                  | with internal regulator                                                                                         | –    | 65   | –         | mA               |
| $I_{CCD}$                                                             | digital supply current                 | with internal regulator                                                                                         | –    | 19   | –         | mA               |
| $I_{CCO}$                                                             | digital output supply current          | $f_{\text{pix}} = 30\text{ MHz}$ ; $C_L = 10\text{ pF}$ on all data outputs; ramp input                         | –    | 1    | –         | mA               |
| <b>Digital inputs</b>                                                 |                                        |                                                                                                                 |      |      |           |                  |
| CLOCK INPUT: PIN CLKADC (REFERENCED TO DGND)                          |                                        |                                                                                                                 |      |      |           |                  |
| $V_{IL}$                                                              | LOW-level input voltage                |                                                                                                                 | 0    | –    | 0.8       | V                |
| $V_{IH}$                                                              | HIGH-level input voltage               |                                                                                                                 | 2.0  | –    | $V_{CCD}$ | V                |
| $I_{IL}$                                                              | LOW-level input current                | $V_{\text{CLKADC}} = 0.8\text{ V}$                                                                              | –1   | –    | +1        | $\mu\text{A}$    |
| $I_{IH}$                                                              | HIGH-level input current               | $V_{\text{CLKADC}} = 2.0\text{ V}$                                                                              | –    | –    | 20        | $\mu\text{A}$    |
| $Z_i$                                                                 | input impedance                        |                                                                                                                 | –    | 63   | –         | $\text{k}\Omega$ |
| $C_i$                                                                 | input capacitance                      |                                                                                                                 | –    | 1    | –         | pF               |
| CONTROL INPUTS: PINS SEN, SCLK, SDATA, STDBY, CLPOB, CLPADC AND REGEN |                                        |                                                                                                                 |      |      |           |                  |
| $V_{IL}$                                                              | LOW-level input voltage                |                                                                                                                 | 0    | –    | 0.8       | V                |
| $V_{IH}$                                                              | HIGH-level input voltage               |                                                                                                                 | 2.0  | –    | $V_{CCD}$ | V                |
| $I_i$                                                                 | input current                          |                                                                                                                 | –2   | –    | +2        | $\mu\text{A}$    |
| SAMPLE AND HOLD INPUTS: PINS SHP AND SHD                              |                                        |                                                                                                                 |      |      |           |                  |
| $V_{IL}$                                                              | LOW-level input voltage                |                                                                                                                 | 0    | –    | 0.8       | V                |
| $V_{IH}$                                                              | HIGH-level input voltage               |                                                                                                                 | 2.0  | –    | $V_{CCD}$ | V                |
| $I_i$                                                                 | input current                          |                                                                                                                 | –10  | –    | +10       | $\mu\text{A}$    |
| <b>Clamp and Track/Hold (CTH) circuit: pins IN, SHD and SHP</b>       |                                        |                                                                                                                 |      |      |           |                  |
| $V_{i(\text{IN})(\text{p-p})}$                                        | CTH input voltage (peak-to-peak value) |                                                                                                                 | –    | 2    | –         | V                |
| $I_{i(\text{IN})}$                                                    | input current                          |                                                                                                                 | –3   | –    | +3        | $\mu\text{A}$    |
| $t_{\text{W(SHP)}}$                                                   | SHP pulse width                        | $V_{i(\text{IN})} = 1000\text{ mV}$ ; transition (99%) in 1 pixel; code $f_{\text{co(CTH)}} = 0000$ ; see Fig.5 | 9    | –    | –         | ns               |

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

| SYMBOL                                                      | PARAMETER                                                       | CONDITIONS                                                                                                                  | MIN. | TYP.  | MAX. | UNIT     |
|-------------------------------------------------------------|-----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|------|-------|------|----------|
| $t_{W(SHD)}$                                                | SHD pulse width                                                 | $V_{i(IN)} = 1000$ mV;<br>transition (99%) in 1 pixel;<br>code $f_{co(CTH)} = 0000$ ;<br>see Fig.5                          | 9    | –     | –    | ns       |
|                                                             |                                                                 | code $f_{co(CTH)}$<br>0000                                                                                                  | –    | 8     | –    | ns       |
|                                                             |                                                                 | 0001                                                                                                                        | –    | 13    | –    | ns       |
|                                                             |                                                                 | 0010                                                                                                                        | –    | 17    | –    | ns       |
|                                                             |                                                                 | 0100                                                                                                                        | –    | 23    | –    | ns       |
|                                                             |                                                                 | 1000                                                                                                                        | –    | 33    | –    | ns       |
|                                                             |                                                                 | 1111                                                                                                                        | –    | 51    | –    | ns       |
| $t_{h(IN-SHP)}$                                             | CTH input hold time compared to control pulse SHP               | see Fig.5                                                                                                                   | –    | 3     | –    | ns       |
| $t_{h(IN-SHD)}$                                             | CTH input hold time compared to control pulse SHD               | see Fig.5                                                                                                                   | –    | 3     | –    | ns       |
| <b>Programmable Gain Amplifier (PGA) output: pin PGAOUT</b> |                                                                 |                                                                                                                             |      |       |      |          |
| $V_{PGAOUT(p-p)}$                                           | PGA output amplifier dynamic voltage level (peak-to-peak value) |                                                                                                                             | –    | 2000  | –    | mV       |
| $V_{PGAOUT(b)}$                                             | PGA output amplifier black level voltage                        | code $C_{(CLP)} = 0$                                                                                                        | –    | 1.475 | –    | V        |
| $Z_{PGAOUT}$                                                | PGA output amplifier output impedance                           | $f_{pix}$ at 10 kHz for minimum and maximum values                                                                          | –    | 5     | –    | $\Omega$ |
| $I_{PGAOUT}$                                                | PGA output current drive                                        | static                                                                                                                      | –    | –     | 1    | mA       |
| $G_{PGA(min)}$                                              | minimum gain of PGA circuit                                     | code $G_{PGA} = 0$                                                                                                          | –    | 0     | –    | dB       |
| $G_{PGA(max)}$                                              | maximum gain of PGA circuit                                     | code $G_{PGA} \geq 767$                                                                                                     | –    | 36    | –    | dB       |
| <b>Analog-to-Digital Converter (ADC)</b>                    |                                                                 |                                                                                                                             |      |       |      |          |
| $f_{pix(max)}$                                              | maximum pixel frequency                                         |                                                                                                                             | 30   | –     | –    | MHz      |
| $t_{W(CLKADC)H}$                                            | CLKADC pulse width HIGH                                         | $V_{i(IN)} = 1000$ mV;<br>transition (99.5%) in 1 pixel;<br>code $f_{co(CTH)} = 0000$ ;<br>code $G_{PGA} = 128$ ; see Fig.5 | 12   | –     | –    | ns       |
| $t_{W(CLKADC)L}$                                            | CLKADC pulse width LOW                                          | $V_{i(IN)} = 1000$ mV;<br>transition (99.5%) in 1 pixel;<br>code $f_{co(CTH)} = 0000$ ;<br>code $G_{PGA} = 128$             | 12   | –     | –    | ns       |
| $SR_{CLKADC}$                                               | CLKADC input slew rate                                          | rising and falling edges;<br>10% to 90%                                                                                     | 0.5  | –     | –    | V/ns     |
| $V_{i(ADCIN)(p-p)}$                                         | ADC input voltage (peak-to-peak value)                          | with internal regulator                                                                                                     | –    | 2     | –    | V        |
| $I_{i(ADCIN)}$                                              | ADC input current                                               |                                                                                                                             | –2   | –     | +120 | $\mu$ A  |
| $V_{RB}$                                                    | ADC reference voltage bottom                                    |                                                                                                                             | –    | 1.30  | –    | V        |
| $V_{RT}$                                                    | ADC reference voltage top                                       |                                                                                                                             | –    | 3.65  | –    | V        |

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

| SYMBOL                                                              | PARAMETER                                                                  | CONDITIONS                                                                                                                                   | MIN.                   | TYP. | MAX.             | UNIT |
|---------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------|------------------|------|
| DNL                                                                 | differential non linearity                                                 | ramp input                                                                                                                                   | –                      | ±0.5 | ±0.9             | LSB  |
| t <sub>d(s)</sub>                                                   | sampling delay                                                             | see Fig.5                                                                                                                                    | –                      | –    | 5                | ns   |
| Total chain characteristics (CTH + PGA + ADC)                       |                                                                            |                                                                                                                                              |                        |      |                  |      |
| t <sub>d(SHD-CLKADC)</sub>                                          | delay between SHD and CLKADC                                               | V <sub>i(IN)</sub> = 1000 mV;<br>transition (99%) in 1 pixel;<br>code f <sub>co(CTH)</sub> = 0000;<br>code G <sub>PGA</sub> = 128; see Fig.5 | –                      | 13   | –                | ns   |
| t <sub>h(SHD-CLKADC)</sub>                                          | SHD hold time compared to CLKADC                                           | V <sub>i(IN)</sub> = 32 mV;<br>transition (99%) in 1 pixel;<br>code f <sub>co(CTH)</sub> = 0000;<br>code G <sub>PGA</sub> = 767; see Fig.5   | –                      | 0    | –                | ns   |
| N <sub>tot(rms)</sub>                                               | total noise from CTH input to ADC output (RMS value)                       | G <sub>PGA</sub> = 0 dB;<br>code f <sub>co(CTH)</sub> = 0000                                                                                 | –                      | 0.85 | –                | LSB  |
|                                                                     |                                                                            | G <sub>PGA</sub> = 30 dB;<br>code f <sub>co(CTH)</sub> = 0000; note 1                                                                        | –                      | 6    | –                | LSB  |
| O <sub>CCD(max)</sub>                                               | maximum offset voltage between CCD floating level and CCD dark pixel level | see Fig.11                                                                                                                                   | –200                   | –    | +200             | mV   |
| V <sub>n(i)(eq)(rms)</sub>                                          | equivalent input noise (RMS value)                                         | G <sub>PGA</sub> = 30 dB;<br>code f <sub>co(CTH)</sub> = 0000; note 1                                                                        | –                      | 90   | –                | μV   |
| Digital outputs (f <sub>pix</sub> = 30 MHz; C <sub>L</sub> = 10 pF) |                                                                            |                                                                                                                                              |                        |      |                  |      |
| V <sub>OH</sub>                                                     | HIGH-level output voltage                                                  | I <sub>OH</sub> = –1 mA                                                                                                                      | V <sub>CCO</sub> – 0.5 | –    | V <sub>CCO</sub> | V    |
| V <sub>OL</sub>                                                     | LOW-level output voltage                                                   | I <sub>OL</sub> = 1 mA                                                                                                                       | 0                      | –    | 0.5              | V    |
| t <sub>h(o)</sub>                                                   | output hold time                                                           | see Fig.5                                                                                                                                    | 10                     | –    | –                | ns   |
| t <sub>d(o)</sub>                                                   | output delay                                                               | V <sub>CCO</sub> = 5.25 V                                                                                                                    | –                      | 20   | 25               | ns   |
|                                                                     |                                                                            | V <sub>CCO</sub> = 3 V                                                                                                                       | –                      | 26   | 31               | ns   |
|                                                                     |                                                                            | V <sub>CCO</sub> = 2.5 V                                                                                                                     | –                      | 30   | 35               | ns   |
| Serial interface                                                    |                                                                            |                                                                                                                                              |                        |      |                  |      |
| f <sub>SCLK(max)</sub>                                              | maximum clock frequency of serial interface                                |                                                                                                                                              | 5                      | –    | –                | MHz  |

**Note**

- Noise and clamp behaviour are not guaranteed for a PGA gain higher than 30 dB.

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965





Fig.3 Serial interface block diagram.



$t_{su1} = t_{su2} = t_{su3} = 4 \text{ ns}$  (minimum);  
 $t_{h1} = t_{h2} = 4 \text{ ns}$  (minimum).

Fig.4 Loading sequence of control DACs input data via the serial interface.

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

**Table 1** Serial interface programming

| ADDRESS BITS |    | SDATA BITS SD0 to SD9                                                                                                                                                                                               |
|--------------|----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A1           | A0 |                                                                                                                                                                                                                     |
| 0            | 0  | clamp reference of ADC (SD0 to SD9), note 1                                                                                                                                                                         |
| 0            | 1  | cut-off frequency of CTH (SD0 to SD3)                                                                                                                                                                               |
| 1            | 0  | PGA gain control (SD0 to SD9)                                                                                                                                                                                       |
| 1            | 1  | edge control for pulses SHP, SHD, CLPOB, CLPADC and CLKADC (note 2):<br>SD0 = 1, SHP and SHD sample on LOW level<br>SD1 = 1, CLPADC and CLPOB activated on HIGH level<br>SD2 = 1, CLKADC activated with rising edge |

**Notes**

1. PGA gain register must always be refreshed after clamp code register content has been changed.
2. When pin CLPADC = HIGH (SD1 = 1; serial interface), the ADC input is clamped to the voltage level of  $V_{ref}$ . Pin  $V_{ref}$  is connected to ground via a capacitor.

When the power supplies increase from zero to  $V_{CC}$ , the init-on-power block initializes the circuit as follows:

- Cut-off frequency of the CTH circuit is set to: code  $f_{co(CTH)} = 0$
- PGA gain control is set to: code  $G_{PGA} = 0$
- Clamp code of the ADC is set to: code  $ADC_{CLP} = 0$
- SHP and SHD sample on HIGH level; CLKADC activated with rising edge
- CLPOB and CLPADC activated on HIGH level.

**Table 2** Standby selection


| PIN STDBY | DATA BITS SD9 to SD0 | $I_{CCA} + I_{CCD}$    |
|-----------|----------------------|------------------------|
| HIGH      | logic 0              | 4 mA (typical); note 1 |
| LOW       | active               | 84 mA (typical)        |

**Note**

1. In case an external regulator is used, it has to be switched off in standby mode in order to avoid an extra power consumption of the TDA9965.

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965



The polarities used in this case are:

- SHP and SHD sample on HIGH level
- CLKADC activated with rising edge.

Fig.5 Pixel frequency timing diagram.

12-bit, 5.0 V, 30 Msps analog-to-digital  
interface for CCD cameras

TDA9965




Fig.6 Line frequency timing diagram.




Fig.7 PGA gain as a function of PGA control DAC input code.




Fig.8 CTH bandwidth as a function of CTH control code.

12-bit, 5.0 V, 30 Msps analog-to-digital  
interface for CCD cameras

TDA9965





Fig.9 Typical clamp current as a function of voltage on pin STGE.



(1)  $V_O$  depends on the clamp code.

Fig.10 Typical clamp current as a function of voltage on pin  $V_{\text{ref}}$ .





Fig.11 Maximum offset voltage between CCD floating and dark pixel level.

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

## APPLICATION DIAGRAM



- (1) The clamp level of the signal input at pin ADCIN can be tuned from code 0 to code 1023 in one LSB step of the ADC via the serial interface (clamp ADC activated).
- (2) All supply pins must be decoupled with 100 nF capacitors as closely as possible to the device.
- (3) The capacitors on pins STGE and Vref have typical values, performing a typical device start-up time of 300 μs from standby to active (supplies on).

Fig.12 Application diagram.

12-bit, 5.0 V, 30 Msps analog-to-digital  
interface for CCD cameras

TDA9965




Fig.13 Application diagram with 2 CCDs.

---

## 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

---

TDA9965

### Power and grounding recommendations

Care must be taken to minimize noise when designing a printed-circuit board for applications such as PC cameras, surveillance cameras, camcorders and digital still cameras.

For the front-end integrated circuit, the basic rules of printed-circuit board design and implementation of analog components (such as classical operational amplifiers) must be taken into account, particularly with respect to power and ground connections.

The connections between CCD interface and CTH input should be as short as possible and a ground ring protection around these connections can be beneficial.

Separate analog and digital supplies provide the best performance. If it is not possible to do this on the board, then decouple the analog supply pins effectively from the digital supply pins. The decoupling capacitors must be placed as close as possible to the IC package.

In a two-ground system, in order to minimize the noise from package and die parasitics, the following recommendations must be implemented:

- The ground pin associated with the digital outputs must be connected to the digital ground plane and special care should be taken to avoid feedthrough in the analog ground plane. The analog and digital ground planes must be connected with an inductor as close as possible to the IC package, in order to have the same DC voltage on the ground planes.
- The digital output pins and their associated lines should be shielded by the digital ground plane, which can be used as return path for the digital signals.


12-bit, 5.0 V, 30 Msps analog-to-digital  
interface for CCD cameras

TDA9965

PACKAGE OUTLINE

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2



DIMENSIONS (mm are the original dimensions)

| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | A <sub>3</sub> | b <sub>p</sub> | c            | D <sup>(1)</sup> | E <sup>(1)</sup> | e   | H <sub>D</sub> | H <sub>E</sub> | L | L <sub>p</sub> | v   | w    | y   | Z <sub>D</sub> <sup>(1)</sup> | Z <sub>E</sub> <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|----------------|----------------|--------------|------------------|------------------|-----|----------------|----------------|---|----------------|-----|------|-----|-------------------------------|-------------------------------|----------|
| mm   | 1.6       | 0.20<br>0.05   | 1.45<br>1.35   | 0.25           | 0.27<br>0.17   | 0.18<br>0.12 | 7.1<br>6.9       | 7.1<br>6.9       | 0.5 | 9.15<br>8.85   | 9.15<br>8.85   | 1 | 0.75<br>0.45   | 0.2 | 0.12 | 0.1 | 0.95<br>0.55                  | 0.95<br>0.55                  | 7°<br>0° |

**Note**  
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE<br>VERSION | REFERENCES |        |       |  | EUROPEAN<br>PROJECTION | ISSUE DATE           |
|--------------------|------------|--------|-------|--|------------------------|----------------------|
|                    | IEC        | JEDEC  | JEITA |  |                        |                      |
| SOT313-2           | 136E05     | MS-026 |       |  |                        | 00-01-19<br>03-02-25 |

## 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA, HTSSON-T and SSOP-T packages
  - for packages with a thickness  $\geq 2.5$  mm
  - for packages with a thickness  $< 2.5$  mm and a volume  $\geq 350$  mm<sup>3</sup> so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness  $< 2.5$  mm and a volume  $< 350$  mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

## Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE <sup>(1)</sup>                                                                         | SOLDERING METHOD                  |                       |
|------------------------------------------------------------------------------------------------|-----------------------------------|-----------------------|
|                                                                                                | WAVE                              | REFLOW <sup>(2)</sup> |
| BGA, HTSSON..T <sup>(3)</sup> , LBGA, LFBGA, SQFP, SSOP..T <sup>(3)</sup> , TFBGA, USON, VFBGA | not suitable                      | suitable              |
| DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS           | not suitable <sup>(4)</sup>       | suitable              |
| PLCC <sup>(5)</sup> , SO, SOJ                                                                  | suitable                          | suitable              |
| LQFP, QFP, TQFP                                                                                | not recommended <sup>(5)(6)</sup> | suitable              |
| SSOP, TSSOP, VSO, VSSOP                                                                        | not recommended <sup>(7)</sup>    | suitable              |
| CWQCCN..L <sup>(8)</sup> , PMFP <sup>(9)</sup> , WQCCN..L <sup>(8)</sup>                       | not suitable                      | not suitable          |

### Notes

- For more detailed information on the BGA packages refer to the “(LF)BGA Application Note” (AN01026); order a copy from your Philips Semiconductors sales office.
- All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the “Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods”.
- These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding  $217\text{ °C} \pm 10\text{ °C}$  measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a  $45^\circ$  angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- Hot bar or manual soldering is suitable for PMFP packages.

# 12-bit, 5.0 V, 30 Msps analog-to-digital interface for CCD cameras

TDA9965

## DATA SHEET STATUS

| LEVEL | DATA SHEET STATUS <sup>(1)</sup> | PRODUCT STATUS <sup>(2)(3)</sup> | DEFINITION                                                                                                                                                                                                                                                                                     |
|-------|----------------------------------|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| I     | Objective data                   | Development                      | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.                                                                                                    |
| II    | Preliminary data                 | Qualification                    | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.             |
| III   | Product data                     | Production                       | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## DISCLAIMERS

**Life support applications** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# ***Philips Semiconductors – a worldwide company***

## **Contact information**

For additional information please visit **<http://www.semiconductors.philips.com>**. Fax: **+31 40 27 24825**

For sales offices addresses send e-mail to: **[sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)**.

© Koninklijke Philips Electronics N.V. 2004

SCA76

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R78/07/pp22

Date of release: 2004 Jul 05

Document order number: 9397 750 13311

*Let's make things better.*

**Philips  
Semiconductors**



**PHILIPS**