SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 . . . QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- **Buffered Clock and Direct Clear Inputs**
- Individual Data Input to Each Flip-Flop
- Applications include: **Buffer/Storage Registers** Shift Registers

Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS			PUTS
CLEAR	CLOCK	D	a	ā۲
L	X	Х	L	Н
н	1	н	Н	L
н	1	L	L	Н
н	L	х	σ_0	$\bar{\alpha}_0$

H = high level (steady state)

L = low level (steady state)

X = irrelevant

↑ = transition from low to high level

 Q_{Ω} = the level of Q before the indicated steady-state input conditions were established.


† = '175, 'LS175, and 'S175 only

	TYPICAL	TYPICAL
TYPES	MAXIMUM	POWER
11723	CLOCK	DISSIPATION
	FREQUENCY	PER FLIP-FLOP
' 174, ' 175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174, 'S175	110 MHz	75 mW


SN54174, SN54LS174, SN54S174 . . . J OR W PACKAGE SN74174 . . . N PACKAGE SN74LS174, SN74S174 . . . D OR N PACKAGE (TOP VIEW)

	(10	PVIEV	V)	
CLR	Цı	U ₁₆	þ	Vcc
1Q	□ 2	15		6Q
1D	<u></u> 3	14		6D
2D	□ 4	13		5D
2Q	∐ 5	12	Ц	5Q
3D	<u>□</u> 6	11		4D
3Q	<u></u> 7	10		40
GND	∏ 8	9		CLK


SN54LS174, SN54S174 . . . FK PACKAGE (TOP VIEW)




SN54175, SN54LS175, SN54S175 . . . J OR W PACKAGE SN74175 . . . N PACKAGE SN74LS175, SN74S175 . . . D OR N PACKAGE



SN54LS175, SN54S175 . . . FK PACKAGE (TOP VIEW)




Copyright @ 2001, Texas Instruments Incorporated




SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001


logic symbols†






[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

logic diagrams (positive logic)






Pin numbers shown are for D, J, N, and W packages.




SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001


schematics of inputs and outputs


SN54174, SN54175, SN74174, SN74175







SN54LS174, SN54LS175, SN74LS174, SN74LS175





SN54S174, SN54S175, SN74S174, SN74S175







SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		 	7 V
Input voltage		 	5.5 V
Operating free-air temperature range:	SN54174, SN54175 Circuits	 5	55°C to 125°C
, ,	SN74174, SN74175 Circuits	 	0°C to 70°C
Storage temperature range			65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54	174, SN	54175	SN74174, SN74175			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			800	μΑ
Low-level output current, IOL				16			16	mA
Clock frequency, f _{clock}		0		25	0		25	MHz
Width of clock or clear pulse, t _W		20			20			ns
Setup time, t _{su}	Data input	20			20			ns
Setup time, t _{su}	Clear inactive-state	25			25			ns
Data hold time, t _h		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

-	PARAMETER	TEST CONDITION	ıs†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			٧
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -12 m	ıΑ			-1.5	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} = -80	2.4	3.4		٧	
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OL} = 16 r		0.2	0.4	٧	
Ч	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V				1	mA
Iн	High-level input current	V _{CC} = MAX, V _I = 2.4 V	· ·			40	μΑ
ΙĮL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V				-1.6	mA
1	Chart in it a second 8	V B46 V	SN54'	-20		-57	mA
los	Short-circuit output current §	V _{CC} = MAX	SN74'	-18		-57] "
loo	Supply gurrent	V _{CC} = MAX, See Note 2	174		45	65	mA
1CC	Supply current	ACC - MAY' See More 7	′175		30	45	'''A

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		25	35		MHz
tout	Propagation delay time, low-to-high-level output from clear	C ₁ = 15 pF,		16	25	ns
tPLH	(SN54175, SN74175 only)	$R_L = 400 \Omega$				
^t PHL	Propagation delay time, high-to-low-level output from clear	See Note 3		23	35	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	See Note 5		20	30	ns
tPHL	Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^\}ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

 $[\]$ Not more than one output should be shorted at a time.

SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) 7 V -55°C to 125°C Operating free-air temperature range: SN54LS174, SN54LS175 Circuits

SN74LS174, SN74LS175 Circuits 0°C to 70°C -65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN	154LS1	74	SN74LS174			
		12	154LS1	75	SI	174LS1	75	UNIT
		WIŃ	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400			-400	μА
Low-level output current, IOL				4		·	8	mA
Clock frequency, f _{clock}		0		30	0		30	MHz
Width of clock or clear pulse, t _W		20			20			ns
Setup time, t _{su}	Data input	20			20			ns
Setup time, t _{su}	Clear inactive-state	25			25		-400 8 30	ns
Data hold time, t _h		5			5			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS†		SN54LS174 SN54LS175			SN74LS174 SN74LS175			UNIT
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage				2			2			V
v_{IL}	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	I ₁ = -18 mA			,	-1.5			-1.5	V
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, , I _{OH} = -400 μ	Α	2.5	3.5		2.7	3.5		٧
Val	Low level output valtage	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	,,
VOL	Low-level output voltage	VIL = VIL max	(IOL = 8 mA					0.35	0.5	٧
ŧι	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
Чн	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	μΑ
11L	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mA
loo	Supply current	V MAY	See Note 2	'LS174		16	26		16	26	
¹cc_	Supply current	V _{CC} = MAX,	See Note 2	'LS175		11	18		11	18	mA

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	'LS174			'LS175			
	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{max} Maximum clock frequency		30	40		30	40		MHz
tplH Propagation delay time, low-to-high-level output from clear	C _L = 15 pF,					20	30	ns
tphl Propagation delay time, high-to-low-level output from clear	$R_L = 2 k\Omega$,		23	35		20	30	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Note 3		20	30		13	25	ns
tpHL Propagation delay time, high-to-low-level output from clock			21	30		16	25	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}dagger}$ \$\text{All typical values are at V}_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is

SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068A - DECEMBER 1972 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	
Operating free-air temperature range: SN54S174, SN54S175 Circuits	25°C
SN74S174, SN74S175 Circuits	
Storage temperature range	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN549	174, SN	54S175	SN74S	LINIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1			-1	mA
Low-level output current, IOL				20			20	mA
Clock frequency, f _{clock}		0		75	0		75	MHz
Pulso width +	Clock	7			7			
Pulse width, t _W	Clear	10			10		MAX 5.25 -1 20	ns
Catura time t	Data input	5			5			
Setup time, t _{su}	Clear inactive-state	5			5			ns
Data hold time, t _h		3			3			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
V_{IK}	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.2	V
v _{OH}	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	SN54S'	2.5	3.4		V
		V _{IL} = 0.8 V, I _{OH} = -1 mA	SN74S'	2.7	3.4		
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,				0.5	٧
		V _{IL} = 0.8 V, I _{OL} = 20 mA			0.5		
Ц	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mA
Ιιн	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V				50	μΑ
11L	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-2	mA
los	Short-circuit output current §	V _{CC} = MAX		-40		-100	mA
Icc	Supply current	V _{CC} = MAX, See Note 2 '174 '175	′174		90	144 96	mΑ
			′175		60		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		75	110		MHz
tPLH	Propagation delay time, low-to-high-level $\overline{\Omega}$ output from clear (SN54S175, SN74S175 only)	C _L = 15 pF,		10	15	ns
tPHL	Propagation delay time, high-to-low-level Q output from clear	R _L = 280 Ω, See Note 3		13	22	ns
tPLH	Propagation delay time, low-to-high-level output from clock	See Note 3		8	12	ns
†PHL	Propagation time, high-to-low-level output from clock			11.5	17	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. \$Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265