256MB - 32Mx64 SDRAM UNBUFFERED

FEATURES

- PC100 and PC133 compatible
- Burst Mode Operation
- Auto and Self Refresh capability
- LVTTL compatible inputs and outputs
- Serial Presence Detect with EEPROM
- Fully synchronous: All signals are registered on the positive edge of the system clock
- Programmable Burst Lengths: 1, 2, 4, 8 or Full Page
- 3.3V ± 0.3V Power Supply
- 168 Pin DIMM JEDEC

DESCRIPTION

The W3DG6435V is a 32Mx64 synchronous DRAM module which consists of eight 32Mx8 SDRAM components in TSOP II package and one 2K EEPROM in an 8 pin TSSOP package for Serial Presence Detect which are mounted on a 168 Pin DIMM multilayer FR4 Substrate.

* This product is under development, is not qualified or characterized and is subject to change without notice.

PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)

PIN	FRONT	PIN	FRONT	PIN	FRONT	PIN	BACK	PIN	BACK	PIN	BACK
1	V_{SS}	29	DQM1	57	DQ18	85	V_{SS}	113	DQM5	141	DQ50
2	DQ0	30	CS0#	58	DQ19	86	DQ32	114	CS1#	142	DQ51
3	DQ1	31	DNU	59	V_{CC}	87	DQ33	115	RAS#	143	V_{CC}
4	DQ2	32	V_{SS}	60	DQ20	88	DQ34	116	V_{SS}	144	DQ52
5	DQ3	33	A0	61	NC	89	DQ35	117	A1	145	NC
6	V_{CC}	34	A2	62	*V_{REF}	90	V_{CC}	118	A3	146	*V_{REF}
7	DQ4	35	A4	63	CKE1	91	DQ36	119	A5	147	DNU
8	DQ5	36	A6	64	V_{SS}	92	DQ37	120	A7	148	V_{SS}
9	DQ6	37	A8	65	DQ21	93	DQ38	121	A9	149	DQ53
10	DQ7	38	A10/AP	66	DQ22	94	DQ39	122	BA0	150	DQ54
11	DQ8	39	BA1	67	DQ23	95	DQ40	123	A11	151	DQ55
12	V_{SS}	40	V_{CC}	68	V_{SS}	96	V_{SS}	124	V_{CC}	152	V_{SS}
13	DQ9	41	V_{CC}	69	DQ24	97	DQ41	125	CLK1	153	DQ56
14	DQ10	42	CLK0	70	DQ25	98	DQ42	126	*A12	154	DQ57
15	DQ11	43	V_{SS}	71	DQ26	99	DQ43	127	V_{SS}	155	DQ58
16	DQ12	44	DNU	72	DQ27	100	DQ44	128	CKE0	156	DQ59
17	DQ13	45	CS2#	73	V_{CC}	101	DQ45	129	CS3#	157	V_{CC}
18	V_{CC}	46	DQM2	74	DQ28	102	V_{CC}	130	DQM6	158	DQ60
19	DQ14	47	DQM3	75	DQ29	103	DQ46	131	DQM7	159	DQ61
20	DQ15	48	DNU	76	DQ30	104	DQ47	132	*A13	160	DQ62
21	*CB0	49	V_{CC}	77	DQ31	105	*CB4	133	V_{CC}	161	DQ63
22	*CB1	50	NC	78	V_{SS}	106	*CB5	134	NC	162	V_{SS}
23	V_{SS}	51	NC	79	CLK2	107	V_{SS}	135	NC	163	CLK3
24	NC	52	*CB2	80	NC	108	NC	136	*CB6	164	NC
25	NC	53	*CB3	81	WP***	109	NC	137	*CB7	165	**SA0
26	V_{CC}	54	V_{SS}	82	**SDA	110	V_{CC}	138	V_{SS}	166	**SA1
27	WE#	55	DQ16	83	**SCL	111	CAS#	139	DQ48	167	**SA2
28	DQM0	56	DQ17	84	V_{CC}	112	DQM4	140	DQ49	168	V_{CC}

PIN NAMES

A0 – A12	Address input (Multiplexed)
BA0-1	Select Bank
DQ0-63	Data Input/Output
CB0-7	Check bit (Data-in/Data-out)
CLK0-CLK3	Clock input
CKE0#	Clock Enable input
CS0#-CS2#	Chip select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-7	DQM
V_{CC}	Power Supply (3.3V)
V_{SS}	Ground
SDA	Serial data I/O
SCL	Serial clock
DNU	Do not use
NC	No Connect
WP	Write Protect

** These pins should be NC in the system which does not support SPD.
*** WP available on the WED3DG6335V-D2.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Voltage on any pin relative to V_{SS}	V_{IN}, V_{OUT}	-1.0 ~ 4.6	V
Voltage on V_{CC} supply relative to V_{SS}	V_{CC}, V_{CCQ}	-1.0 ~ 4.6	V
Storage Temperature	TSTG	-55 ~ +150	°C
Power Dissipation	PD	8	W
Short Circuit Current	IOS	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

Voltage Referenced to: V_{SS} = 0V, 0°C □ T_A □ +70°C

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	3.0	3.3	3.6	V	
Input High Voltage	V_{IH}	2.0	3.0	V_{CCQ}+0.3	V	1
Input Low Voltage	V_{IL}	-0.3	—	0.8	V	2
Output High Voltage	V_{OH}	2.4	—	—	V	IOH= -2mA
Output Low Voltage	V_{OL}	—	—	0.4	V	IOL= -2mA
Input Leakage Current	I_{LI}	-10	—	10	µA	3

Note:
1. V_{IH} (max)= 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min)= -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{CC}
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE

T_A = 25°C, f = 1MHz, V_{CC} = 3.3V, V_{REF}=1.4V ± 200mV

Parameter	Symbol	Max	Unit
Input Capacitance (A0-A12)	C_{IN1}	45	pF
Input Capacitance (RAS#,CAS#,WE#)	C_{IN2}	45	pF
Input Capacitance (CKE0)	C_{IN3}	45	pF
Input Capacitance (CLK0)	C_{IN4}	10	pF
Input Capacitance (CS0#,CS2#)	C_{IN5}	25	pF
Input Capacitance (DQM0-DQM7)	C_{IN6}	8	pF
Input Capacitance (BA0-BA1)	C_{IN7}	45	pF
Data input/output capacitance (DQ0-DQ63)	C_{OUT}	9.5	pF

OPERATING CURRENT CHARACTERISTICS

V_{CC} = 3.3V, 0°C ≤ T_A ≤ 70°C

Parameters	Symbol	Conditions	Versions		Units	Note
			133	100		
Operating Current (One bank active)	I_{CC1}	Burst Length = 1 $t_{RC} \geq t_{RC}$(min) I_{OL} = 0mA	800	800	mA	1
Precharge Standby Current in Power Down Mode	I_{CC2P}	CKE ≤ V_{IL}(max), t_{CC} = 10ns	16		mA	
	I_{CC2PS}	CKE & CK ≤ V_{IL}(max), t_{CC} = ∞	16		mA	
Precharge Standby Current in Non-Power Down Mode	I_{CC2N}	CKE ≥ V_{IH}(min), CS ≥ V_{IH}(min), t_{CC} =10ns Input signals are charged one time during 20	160		mA	
	I_{CC2NS}	CKE ≥ V_{IH}(min), CK ≤ V_{IL}(max), t_{CC}= ∞ Input signals are stable	80		mA	
Active standby current in power-down mode	I_{CC3P}	CKE ≥ V_{IL}(max), t_{CC} = 10ns	48		mA	
	I_{CC3PS}	CKE & CK ≤ V_{IL}(max), t_{CC} = ∞	48			
Active standby in current non power-down mode	I_{CC3N}	CKE ≥ V_{IH}(min), CS ≥ V_{IH}(min), t_{CC} = 10ns Input signals are charged one time during 20ns	240		mA	
	I_{CC3NS}	CKE ≥ V_{IH}(min), CK ≤ V_{IL}(max), t_{CC} = ∞ input signals are stable	200		mA	
Operating current (Burst mode)	I_{CC4}	Io = mA Page burst 4 Banks activated t_{CCD} = 2CK	880	880	mA	1
Refresh current	I_{CC5}	$t_{RC} \geq t_{RC}$(min)	1760	1760	mA	2
Self refresh current	I_{CC6}	CKE ≤ 0.2V	24		mA	

Notes:
1. Measured with outputs open.
2. Refresh period is 64ms.

ORDERING INFORMATION

Part Number	Speed	CAS Latency	Height*
W3DG6435V10D2	100MHz	CL=2	30.48 (1.20")
W3DG6435V7D2	133MHz	CL=2	30.48 (1.20")
W3DG6435V75D2	133MHz	CL=3	30.48 (1.20")

Note: Modules are available in industrial temperature - 40°C to 85°C.

Part Number	Speed	CAS Latency	Height*
W3DG6335V10D2	100MHz	CL=2	30.48 (1.20")
W3DG6335V7D2	133MHz	CL=2	30.48 (1.20")
W3DG6335V75D2	133MHz	CL=3	30.48 (1.20")

Note: Available with "WP" Write Protect on pin 81.

PACKAGE DIMENSIONS



ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)

Document Title

256MB - 32Mx64 SDRAM UNBUFFERED

Revision History

Rev #	History	Release Date	Status
Rev A	Created	12-18-01	Advanced
Rev B	B.1 Add "Part Number" to order info table on pg. 6 B.2 Changed module height on pg 6 to 1.1	2-14-02	Advanced
Rev C	Add "WP" Write Protect on Pin 81	4-10-02	Advanced
Rev D	Corrected mechanical drawing (1.2")	5-21-02	Advanced
Rev 0	0.1 Update CAP and I_{DD} specs 0.2 Changed from Advanced to Preliminary 0.3 Removed "ED" from part number	6-2004	Preliminary