
TMS55165 262 144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

TEXAS INSTR (ASIC/MEMORY)

- DRAM : 262 144 Words × 16 Bits SAM: 256 Words × 16 Bits
- Dual Port Accessibility Simultaneous and Asynchronous Access From the DRAM and SAM Ports
- Data Transfer Function From the DRAM to the Serial Data Register
- (4 × 4) × 4 Block Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From the 16-Bit On-Chip Color Register
- Write-Per-Bit Feature for Selective Write to Each RAM I/O. Two Write-Per-Bit Modes to Simplify System Design
- Byte Write Control (WEL, WEU) Provides Flexibility
- Enhanced Page Mode Operation for Faster Access
- CAS-Before-RAS and Hidden Refresh Modes
- Long Refresh Period: Every 8 ms (Max)
- DRAM Port is Compatible With the TMS45165
- Up to 45-MHz Uninterrupted Serial Data Streams
- 256 Selectable Serial Register Starting Locations
- SE Controlled Register Status QSF
- Split Serial-Data Register for Simplified Realtime Register Reload
- 3-State Serial Outputs Allow Easy Multiplexing of Video Data Streams
- All Inputs/Outputs and Clocks TTL Compatible
- Compatible With JEDEC Standards
- Texas Instruments EPIC™ CMOS Process
- Designed to Work With the Industry-Leading Texas Instruments Graphics Family
- Performance Ranges:



† Package is shown for pinout reference only.

		PIN NOMENCLATURE
	A0-A8	Address Inputs
	CAS	Column-Address Strobe
	DQ0-DQ15	DRAM Data I/O, Write Mask Data
	SE	Serial Enable
	RAS	Row-Address Strobe
	sc	Serial Clock
	SQ0-SQ15	Serial Data Output
	TRG	Output Enable, Transfer Select
i	WEL, WEU	DRAM Byte Write Enable Selects
	DSF	Special Function Select
	QSF	Special Function Output
	Vcc	5-V Supply (TYP)
	VSS	Ground
	NC/GND	No Connect/Ground (Important: Not Connected Internally to Vss)

	ACCESS TIME ROW ENABLE te(R) (MAX)	ACCESS TIME SERIAL DATA ta(SQ) (MAX)	DRAM CYCLETIME ^t c(rd W) (MIN)	DRAM PAGE MODE t _C (P) (MIN)	SERIAL CYCLETIME t _C (SC) (MIN)	OPERATING CURRENT SERIAL PORT STANDBY ICC1 (MAX)	OPERATING CURRENT SERIAL PORT ACTIVE ICC1A (MAX)
TMS55165-70	70 ns	20 ns	130 ns	45 ns	22 ns	165 mA	205 mA
TMS55165-80	80 ns	25 ns	150 ns	50 ns	30 ns	160 mA	195 mA

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication data. Products conform to aspecifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

7-57

62E D ■ 8961725 0080875 091 ■ TII5

TMS55165
262 144 BY 16-BIT
MULTIPORT VIDEO RAM
SMV5165B-AUGUST 1992-REVISED JANUARY 1993

TEXAS INSTR (ASIC/MEMORY)

description

The TMS55165 Multiport Video RAM is a high-speed dual ported memory device. It consists of a dynamic random-access memory (DRAM) organized as 262 144 words of 16 bits each, interfaced to a serial data register [Serial Access Memory (SAM)], organized as 256 words of 16 bits each. The TMS55165 supports three basic types of operation: random access to and from the DRAM, serial access from the serial register, and transfer of data from any row in the DRAM to the serial register. Except during transfer operations, the TMS55165 can be accessed simultaneously and asynchronously from the DRAM and SAM ports.

The TMS55165 is equipped with several features designed to provide higher system-level bandwidth and to simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's $(4 \times 4) \times 4$ block write feature. The block write mode allows sixteen bits of data (present in an on-chip color data register) to be written to any combination of four adjacent column address locations. As many as 64 bits of data can be written to memory during each $\overline{\text{CAS}}$ cycle time. Also on the DRAM port, a write mask or a write-per-bit allows masking any combination of the 16 inputs/outputs on any write cycle. The persistent write-per-bit feature uses a mask register which, once loaded, can be used on subsequent write cycles without reloading. The TMS55165 also offers byte write capability. Byte write control can be applied in write cycles, block write cycles, load mask register cycles, and load color register cycles.

The TMS55165 offers a split-register transfer read (DRAM to SAM) feature for the serial register (SAM port). This feature enables real-time register reload implementation for truly continuous serial data streams without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. This real-time register reload implementation allows truly continuous serial data. For applications not requiring real-time register reload (for example, reloads done during CRT retrace periods), the single-register mode of operation is retained to simplify system design.

The SAM port is designed for maximum performance. Data can be accessed from the SAM at serial rates up to 45 MHz. During the split register transfer reads, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, designated QSF, is included to indicate which half of the serial register is active at any given time in split register mode.


All inputs, outputs, and clock signals on the TMS55165 are compatible with Series 74 TTL. All address lines and data-in are latched on chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

The TMS55165 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS55165 is offered in a 64-pin super-small-outline gull-wing leaded package for direct surface mounting.

The TMS55165 and other TI multiport video RAMs are supported by a broad line of graphics processors and control devices from Texas Instruments.








SMVS165B-AUGUST 1992-REVISED JANUARY 1993

functional block diagram (continued)





TMS55165 262 144 BY 16-BIT **MULTIPORT VIDEO RAM**

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

Table 1. Function Table

		RAS	FALL		CAS FALL	ADDI	RESS	DQ0	DQ0-DQ15‡	
FUNCTION	CAS	TAG	WE x [†]	DSF	DSF	RAS	CAS	RAS	CAS WEL WEU	MNE
Reserved (do not use)	0	0	0	0	X.	×	Х	×	×	
CAS-before-RAS refresh (option reset)§	0	×	1	0	×	х	×	х	х	CBR
CAS-before-RAS refresh (no reset) 1	0	х	1	1	х	х	×	×	×	CBRN
Read transfer	1	0	1	0	X	Row Addr	Tap Point	×	×	RT
Split-register read transfer	1	0	1	1	х	Row Addr	Tap Point	×	×	SRT
DRAM write (non-persistent write-per-bit)	1	1	0	0	0	Row Addr	Col Add	Write Mask	Valid Data	RWM
DRAM block write (non-persistent write-per-bit)	1	1	٠	0	1	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM write (persistent write-per-bit)	1	1	0	0	0	Row Addr	Col Addr	х	Valid Data	RWM
DRAM block write (persistent write-per-bit)	1	1	0	0	1	Row Addr	Block Addr A2-A8	×	Col Mask	вwм
DRAM write (non-masked)	1	1	1	0	0	Row Addr	Col Addr	×	Valid Data	RW
DRAM block write (non-masked)	1	1	1	0	1	Row Addr	Block Addr A2-A8	x	Col Mask	BW
Load write mask register #	1	1	1	1	٥	Refresh Addr	х	×	Write Mask	LMR
Load color register	1	1	1	1	1	Refresh Addr	х	х	Color Data	LCR

[†] Logic 0 is selected when either or both WEL and WEU are low.

Column Mask: 1 = Write to address/column location enabled.

Write Mask:

1 = Write to I/O enabled.



DQ0-DQ15 are latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later.

^{\$} CAS-before-RAS refresh (option reset) mode will end persistent write-per-bit mode. Hidden refresh will also end the persistent write-per-bit mode regardless of the state of DSF at RAS.

[¶] CAS-before-RAS refresh (no reset) mode will not end persistent write-per-bit mode.

[#] Load Write Mask Register cycle will set the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CAS-before-RAS (option reset) cycle.

X: = Don't care.

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

Table 2. Pin Description vs Operational Mode

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, column address	Row-address, Tap point	
CAS	Column-address strobe, DQ output enable	Tap address strobe	
DQ	DRAM data I/O, Write mask		
DSF	Block write enable, Write mask register load enable, Color register load enable CAS-before-RAS (option reset)	Split register transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE	•		SQ output enable, QSF output enable
sc			Serial clock
sa			Serial data output
TRG	DQ output enable	Transfer enable	
WEL / WEU	Byte write enable, Write-per-bit enable		
QSF			Serial register status
NC/GND	Make no external connection or tie to system GND	·	
Vcc [†]	5-V Supply		
V _{SS} †	Ground		

[†] For proper device operation, all V_{CC} pins must be connected to a 5-V supply, and all V_{SS} pins must be tied to ground.

pin definitions

address (A0-A8)

Eighteen address bits are required to decode one of 262 144 storage locations. Nine row address bits are set up on pins A0-A8 and latched onto the chip on the falling edge of RAS. Nine column address bits are set up on pins A0-A8 and latched onto the chip on the falling edge of CAS. All addresses must be stable on or before the falling edge of RAS and CAS.

During the read transfer operation, the states of A0-A8 are latched on the falling edge of RAS to select one of the 512 rows where the transfer will occur. At the falling edge of CAS, the column address bits A0-A8 are latched. The most significant column address bit (A8) selects which half of the row will be transferred to the SAM. The appropriate 8-bit column address (A0-A7) selects one of 256 tap points (starting positions) for the serial data output.

During split register read transfer operation, address bit A7 is ignored at the falling edge of CAS. An internal counter will select which half of the register will be used. If the high half of the SAM is currently in use, the low half of the SAM will be loaded with the low half of the DRAM half row, and vice versa. The remaining seven address bits (A0-A6) are used to select 1 of 127 possible starting locations within the SAM. Locations 127 and 255 are not valid tap points.

row-address strobe (RAS)

RAS is similar to a chip enable, so that all DRAM cycles and transfer cycles are initiated by the falling edge of RAS. RAS is a control input that latches the states of the row address, WEL, WEU, TRG, CAS, and DSF onto the chip to invoke DRAM and read transfer functions of the TMS55165.

column-address strobe (CAS)

CAS is a control input that latches the states of the column address and DSF to control DRAM and read transfer functions of the TMS55165. When CAS is brought low during a transfer cycle, the address bits A0-A8 will be latched at the start position (tap) for the serial data output. CAS also acts as an output enable for the DRAM output pins, DQ0-DQ15.



7-62

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

TMS55165 262 144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

output enable/transfer select (TRG)

The TRG pin selects either DRAM or transfer operation as RAS falls. For DRAM operation, TRG must be held high as RAS falls. During DRAM operation, TRG functions as an output enable for the DRAM output pins, DQ0–DQ15.

For transfer operation, \overline{TRG} must be brought low before \overline{RAS} falls.

write mask select, write enable (WEU, WEL)

In DRAM operation, WEL enables data to be written to the lower byte (DQ0–DQ7), and WEU enables data to be written to the upper byte (DQ8–DQ15). Both WEL and WEU have to be held high together to select the read mode. Bringing either or both WEL and WEU low will select the write mode.

WEL and WEU are also used to select the DRAM write-per-bit mode of operation. If either or both WEL and WEU are brought low as RAS falls during a DRAM write cycle, the write-per-bit operation is invoked. The TMS55165 supports both the non-persistent write-per-bit mode and the persistent write-per-bit mode.

special function select (DSF)

The DSF input is latched on the falling edge of RAS and CAS, similarly to an address. DSF determines which of the following functions below are invoked on a particular cycle:

- CBR refresh with reset (CBR)
- CBR refresh with no reset (CBRN)
- Block write
- Loading mask register for the persistent write-per-bit mode
- Loading color register for the block write mode
- Split-register read transfer

DRAM data I/O, write mask data (DQ0-DQ15)

DRAM data is written or read through the common I/O DQ pins. The three-state DQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. Data-out is the same polarity as data-in. The outputs are in the high-impedance (floating) state as long as either \overline{CAS} or \overline{TRG} is held high. Data will not appear at the outputs until after both \overline{CAS} and \overline{TRG} have been brought low. Once the outputs are valid, they remain valid while \overline{CAS} and \overline{TRG} are low. Either \overline{CAS} or \overline{TRG} going high returns the outputs to a high-impedance state. In a read transfer operation, the DQ outputs remain in the high-impedance state for the entire cycle.

The write-per-bit mask is latched into the device via the random DQ pins by the falling edge of RAS.

serial data output (SQ0-SQ15)

Serial data is read from the SQ pins. The SQ output buffers provide direct TTL compatibility (no pullup resistors) with a fanout of one Series 74 TTL load. Data-out is the same polarity as data-in. The serial outputs are in the high-impedance (floating) state as long as serial enable pin, \overline{SE} , is high. The serial outputs are enabled when \overline{SE} is brought low.

serial clock (SC)

Serial data is accessed out of the data register from the rising edge of SC. The TMS55165 is designed to work with a wide range of clock duty cycles to simplify system design. There is no refresh requirement because the data registers that comprise the SAM are static. There is also no minimum SC clock operating frequency.



TMS55165
262 144 BY 16-BIT
MULTIPORT VIDEO RAM
SMV5165B-AUGUST 1992-REVISED JANUARY 1993

TEXAS INSTR (ASIC/MEMORY)

serial enable (SE)

During serial access operations, \overline{SE} is used as an enable/disable for the SQ outputs. \overline{SE} low will enable the serial data output. \overline{SE} high will disable the serial data output. \overline{SE} is also used as an enable/disable for output pin QSF.

IMPORTANT: While \overline{SE} is held high, the serial clock is not disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of \overline{SE} . This ungated serial clock scheme minimizes access time of serial output from \overline{SE} low since the serial clock input buffer and the serial address counter are not disabled by \overline{SE} .

special function output (QSF)

QSF is an output pin that indicates which half of the SAM is being accessed. When QSF is low, the serial address pointer is accessing the lower (least significant) 128 bits of the serial register (SAM). When QSF is high, then the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon crossing a boundary between the two SAM halves.

During the read transfer operation (non-split register), QSF may change state upon completing the cycle. This state is determined by the tap point being loaded during the transfer cycle. During the split-register read transfer operation, QSF may change state upon crossing a boundary between the two SAM halves.

QSF output is enabled by SE. If SE is high, then QSF output will be in the high-impedance state.

no connect/ground (NC/GND)

The NC/GND pin should be tied to system ground or left floating for proper device operation.



SMVS165B-AUGUST 1992-REVISED JANUARY 1993

functional operation description

random access operation

Table 3. DRAM Function Table

		RAS	FALL		CAS FALL	ADDR	ESS	DQ0-	-DQ15 [†]	MNE
FUNCTION	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS	RAS	CAS WEL WEU	CODE
Reserved (do not use)	0	0	0	0	×	х	Х	×	×	_
CAS-before-RAS refresh (option reset)§	0	×	1	0	Х	Х	Х	X	Х	CBR
CAS-before-RAS refresh (no reset) [0	×	1	1	×	×	Х	×	×	CBRN
DRAM write (non-persistent write-per-bit)	1	1	0	0	0	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM block write (non-persistent write-per-bit)	1	1	0	0	1	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	вwм
DRAM write (persistent write-per-bit)	1	1	0	0	0	Row Addr	Col Addr	×	Valid Data	RWM
DRAM block write (persistent write-per-bit)	1	1	0	0	1	Row Addr	Block Addr A2-A8	×	Col Mask	вум
DRAM write (non-masked)	1	1	1	0	0	Row Addr	Col Addr	×	Valid Data	RW
DRAM block write (non-masked)	1	1	1	0	1	Row Addr	Block Addr A2-A8	×	Col Mask	BW
Load write mask register#	1	1	1	1	0	Refresh Address	х	×	Write Mask	LMR
Load color register	1	1	1	1	1	Refresh Address	×	×	Color Data	LCR

DQ0-DQ15 are latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later.

Column Mask: 1 = Write to address/column location enabled.

Write Mask: 1 = Write to I/O enabled.

refresh

CAS-before-RAS refresh

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refreshes are accomplished by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$. The external row address is ignored and the refresh address is generated internally. Two types of CBR refresh cycles are available. The CBR refresh (option reset) will end the persistent write-per-bit mode. The CBRN refresh (no reset) will not end the persistent write-per-bit mode. The 512 rows of the DRAM do not necessarily need to be refreshed consecutively, as long as the entire refresh is completed within the required time period $t_{\text{rf}(MA)}$. Other cycles may be performed in between $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycles without disturbing the internal address generation. The output buffers remain in the high-impedance state during the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, regardless of the state of $\overline{\text{TRG}}$.



Logic 0 is selected when either or both WEL and WEU are low.

[§] CAS-before-RAS refresh (option reset) mode will end persistent write-per-bit mode. Hidden refresh will also end the persistent write-per-bit mode regardless of the state of DSF at RAS.

TCAS-before-RAS refresh (no reset) mode will not end persistent write-per-bit mode.

[#] Load Write Mask Register cycle will set the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CAS-before-RAS (option reset) cycle.

X: = Don't care.

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

hidden refresh

A hidden refresh is accomplished by holding $\overline{\text{CAS}}$ low in the DRAM read cycle and cycling $\overline{\text{RAS}}$. The output data of the DRAM read cycle remains valid while the refresh is being carried out. Like the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, the refreshed row addresses are generated internally during the hidden refresh. Hidden refresh will also end the peristent write-per-bit mode, regardless of the state of $\overline{\text{TRG}}$.

RAS only refresh

A RAS-only refresh is accomplished by cycling RAS at every row address. Unless CAS and TRG are low, the output buffers remain in the high-impedance state to conserve power. Externally generated addresses must be supplied during RAS-only refresh. Strobing each of 512 row addresses with RAS causes all bits in each row to be refreshed.

enhanced page mode

Enhanced page mode operation allows faster memory access by keeping the same row address while selecting random column addresses. This mode eliminates the time required for row address setup, row address hold, and address multiplex. The maximum $\overline{\text{RAS}}$ low time and $\overline{\text{CAS}}$ page cycle time used determines the number of columns that may be accessed.

Unlike conventional page mode operations, the enhanced page mode allows the TMS55165 to operate at a higher data bandwidth. Data retrieval begins as soon as column address is valid rather than when $\overline{\text{CAS}}$ transitions low. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of $\overline{\text{CAS}}$. In this case, data is obtained after $t_{a(C)}$ max (access time from $\overline{\text{CAS}}$ low), if $t_{a(CA)}$ max (access time from column address) has been satisfied.

byte write operation

Byte write operations can be applied in DRAM write cycles, block write cycles, load mask register cycles, and load color register cycles.

Holding either or both WEL and WEU low will select the write mode. In normal write cycles, WEL enables data to be written to the lower byte (DQ0–DQ7), and WEU enables data to be written to the upper byte (DQ8–DQ15). For early write cycles, one of WEx is brought low before CAS falls. The other WEx can be brought low before CAS falls or after CAS falls. The data is strobed in with data setup and hold times for DQ0–DQ15 referenced to CAS (see Figure 1).




Figure 1. Example of an Early Write



7-66

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

For late write or read-modify-write cycles, WEL and WEU are both held high before CAS falls. After CAS falls, either or both WEL and WEU are brought low to select the corresponding byte or bytes to be written. Data will be strobed in by WEL and/or WEU with data setup and hold times for DQ0-DQ15 referenced to whichever WEX falls earlier (Figure 2).




Figure 2. Example of a Late Write



write-per-bit

The write-per-bit feature allows masking any combination of the 16 DQs on any write cycles. The write-per-bit operation is invoked when either or both WEL and WEU are held low on the falling edge of RAS. Either individual WEx will allow entry of the entire 16-bit mask on DQ0–DQ15. Byte control of the mask input is not allowed.

If both WEL and WEU are held high on the falling edge of RAS, the write operation will be performed without any masking. The TMS55165 offers two write-per-bit modes: the non-persistent write-per-bit and the persistent write-per-bit.

non-persistent write-per-bit

When either or both $\overline{\text{WEL}}$ and $\overline{\text{WEU}}$ are low on the falling edge of $\overline{\text{RAS}}$, the write mask is reloaded. A 16-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and latched on the falling edge of $\overline{\text{RAS}}$. The write-per-bit mask selects which of the sixteen random I/Os are written and which are not. After $\overline{\text{RAS}}$ has latched the on-chip write-per-bit mask, input data is driven onto the DQ pins and is latched on either the first $\overline{\text{WEx}}$ falling edge or the falling edge of $\overline{\text{CAS}}$, whichever occurs later, $\overline{\text{WEL}}$ enables the lower byte (DQ0-DQ7) to be written, and $\overline{\text{WEU}}$ enables the upper byte (DQ8-DQ15) to be written per the mask. If a data low (write mask = 0) is strobed into a particular I/O pin on the falling edge of $\overline{\text{RAS}}$, data will not be written to that I/O. If a data high (write mask = 1) is strobed into a particular I/O pin on the falling edge of $\overline{\text{RAS}}$, data will be written to that I/O (Figure 3).




Figure 3. Example of Non-Persistent Write-Per-Bit (Late Write)

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

TEXAS INSTR (ASIC/MEMORY)

persistent write-per-bit

Mask Data

1 : Write to I/O Enabled 0: Write to I/O Disabled

The persistent write-per-bit mode is initiated only by performing a load mask register cycle first. In the persistent write-per-bit mode, the write-per-bit mask will not be overwritten but will remain valid over an arbitrary number of write cycles until another LMR cycle is performed or power is removed.

The load write mask register cycle is performed using DRAM write cycle timing, except DSF is held high on the falling edge of RAS and held low on the falling edge of CAS. A binary code is input to the write mask register via the random I/O pins and latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later. Byte write control can be applied to the write mask during load the write mask register cycle. The persistent write-per-bit mode can then be used in exactly the same way as the non-persistent write-per-bit mode, except the input data on the falling edge of RAS is ignored. When the device is set to the persistent write-per-bit mode, it will remain in this mode and will be reset only by a CAS-before-RAS refresh with option reset cycle (Figure 4). A hidden refresh cycle will also end the persistent write-per-bit mode, regardless of the state of DSF.




Figure 4. Example of Persistent Write-Per-Bit



block write

The block write feature allows up to 64 bits of data to be written simultaneously to one row of the memory array. This function is implemented as $(4 \text{ columns} \times 4 \text{ DQs})$ repeated in four quadrants. In this manner, each of the four one-megabit quadrants may have up to 4 consecutive columns written at a time with up to 4 DQs per column (see Figure 5).




Figure 5. Block Write

Each one-megabit quadrant has a 4-bit column mask to mask off any or all of the four columns from being written with data. Non-persistent write-per-bit or persistent write-per-bit functions can be applied to the block write operation to provide write masking options. The DQ data is provided by 4 bits from the on-chip color register. Bits 0–3 from the 16-bit write mask, bits 0–3 from the 16-bit column mask and bits 0–3 from the 16-bit color data register configure the block write for the 1st quadrant, while bits 4–7, 8–11, 12–15, control the other quadrants in a similar fashion.






Figure 6. Block Write With Masks



Every 4 columns make a block, which makes 128 blocks along one row. Block 0 comprises columns 0-3, block 1 comprises columns 4-7, block 2 comprises columns 8-11, etc., as below (Figure 7).




Figure 7. Block Organization

During block write cycles, only the seven most significant column addresses (A2-A8) are latched on the falling edge of CAS to decode one of the 128 blocks. Address bits A0-A1 are ignored. (Each one-megabit quadrant has the same block selected.)

A block write cycle is entered in a manner similar to a DRAM write cycle except with DSF held high on the falling edge of CAS. As in a DRAM write operation, WEL and WEU enable the corresponding lower and upper DRAM DQ bytes to be written, respectively. The column mask data is input via the DQs and is latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later. The 16-bit color data register must be loaded prior to performing a block write, as described below. Refer to the write-per-bit section for details on use of the write mask capability, allowing additional performance options.

Example of block write:

block write column address = 110000000 (A0-A8 from left to right)

	bit 0			bit 15	į
color data register	= 1011	1011	1100	0111	
write mask	= 1110	1111	1111	1011	
column mask	= 1111	0000	0111	1010	
	1st	2nd	3rd	4th	
	Quad	Quad	Quad	Quad	

Column address bits A0 and A1 are ignored. Block 0 (columns 0-3) is selected for each one-megabit quadrant. The first quadrant has DQ0-DQ2 written with bits 0-2 from the color data register (101) to all four columns of Block 0. DQ3 is not written and retains its previous data due to the write mask register bit 3 being a 0.

The second quadrant (DQ4-DQ7) has all four columns masked off due to the column mask bits 4-7 being 0, so that no data is written.

The third quadrant (DQ8-DQ11) has its four DQs written with bits 8-11 from the color data register (1100) to columns 1-3 of its Block 0. Column 0 is not written and retains its previous data on all four DQs due to the column mask register bit 8 being 0.

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

The fourth quadrant (DQ12–DQ15) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the color data register to column 0 and column 2 of its Block 0. DQ13 retains its previous data on all columns, due to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous data for the quadrant was all 0s, the fourth quadrant would contain the following data pattern after the block write operation shown in the previous example.





Figure 8. Example of Fourth Quandrant after Bock Write

load color register

The load color register cycle is performed using normal DRAM write cycle timing except that DSF is held high on the falling edges of RAS and CAS. The color register is loaded from pins DQ0–DQ15, which are latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later. If only one of the write enables is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains data until power is lost or until another load color register cycle is performed. (Figure 9, Figure 10).



Legend:


- 2. Refresh Address
- Row Address
 Block Address (A2–A8)
- 2. Color Register Data
- DQ Mask Data: DQ0-DQ15 are latched on RAS falling edge.
- Column Mask Data: DQ_i-DQ_{i+3} (i=0,4,8,12) are latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later.

= Don't Care

Figure 9. Example of Block Writes With Write Masks



7-73



Legend:

- 1. Refresh Address
- 2. Row Address
- Block Address (A2-A8)
- Color Register Data
- Write mask data: DQ0-DQ15 are latched on CAS falling edge.
- Column mask data: DQj-DQj+3 (i=0,4,8,12) are latched on either the first \overline{CASx} falling edge or the falling edge of \overline{WE} , whichever occurs

Don't Care

Figure 10. Example of a Persistent Block Write

DRAM to SAM transfer operation

During the DRAM to SAM transfer operation, one half of a row (256 columns) in the DRAM array is selected to be transferred to the 256-bit serial data register. The transfer operation is invoked by bringing TRG low and holding WEL and WEU high on the falling edge of RAS. The state of DSF, which is latched on the falling edge of RAS, determines whether the read transfer operation or the split register read transfer operation will be performed.

Table 4. SAM Function Table

		RAS	FALL		CAS FALL	ADDF	RESS	DQ0-	-DQ15 [†]	
FUNCTION	CAS	TRG	WEx‡	DSF	DSF	RAS	CAS	RAS	CAS WEL WEU	MNE CODE
Read transfer	1	0	1	0	х	Row Addr	Tap Point	×	×	PT
Split-register read transfer	1	0	1	1	×	Row Addr	Tap Point	х	х	SRT

[†] DQ0-DQ15 are latched on either the first WEx falling edge or the falling edge of CAS, whichever occurs later.



7-74

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

[‡] Logic 0 is selected when either or both WEL and WEU are low.

X: = Don't care.

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

read transfer

A read transfer operation loads data from a selected half of a row in the DRAM into the SAM. TRG is brought low and latched at the falling edge of RAS. Nine row address bits (A0–A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. The nine column address bits (A0–A8) are latched at the falling edge of CAS, where address bit A8 selects which half of the row will be transferred. Address bits A0–A7 select one of the SAM's 256 available tap points from which the serial data will be read out (Figure 11).




Figure 11. Read Transfer

A read transfer can be performed in three ways: early-load read transfer, real-time or mid-line-load read transfer, and late-load read transfer. Each of these offers the flexibility of controlling the TRG trailing edge in the read transfer cycle (Figure 12).




Figure 12. Examples of Read Transfer



SMVS165B-AUGUST 1992-REVISED JANUARY 1993

split-register read transfer

In the split-register read transfer operation, the serial data register is split into halves. The low half contains bits 0-127, and the high half contains bits 128-255. While one half is being read out of the SAM port, the other half can be loaded from the memory array.





Figure 13. Split Register Read Transfer

To invoke a split-register read transfer cycle, DSF is brought high, TRG is brought low, and both are latched at the falling edge of RAS. Nine row address bits (A0-A8) are also latched at the falling edge of RAS to select one of the 512 rows available for the transfer. Eight of the nine column address bits (A0-A6 and A8) are latched at the falling edge of CAS. Column address bit A8 selects which half of the row to be transferred. Column address bits A0-A6 will select one of the 127 tap points in the specified half of the SAM. Column address bit A7 is ignored and the split-register transfer is internally controlled to select the inactive register half.



[†] A7 shown is internally controlled

Figure 14. Example of Split-Register Read Transfer Operation

A read transfer (non split-register) must precede the first split-register read transfer to ensure proper operation. After the read transfer cycle, the first split-register read transfer can follow immediately without any minimum SC clock requirement. However, there is a minimum requirement of a rising edge of SC between successive split-register read transfer cycles.



QSF indicates which half of the register is being accessed during serial access operation. When QSF is low, the serial address pointer is accessing the lower (least significant) 128 bits of SAM. When QSF is high, the pointer is accessing the higher (most significant) 128 bits of SAM. QSF changes state upon completing a read transfer cycle. The tap point loaded during the current transfer cycle determines the state of QSF. QSF also changes state when a boundary between two register halves is reached.




Figure 15. Example of a Split-Register Read Transfer After a Read Transfer




Figure 16. Example of Successive Split-Register Read Transfers



serial access operation

The serial read operation can be performed through the SAM port simultaneously and asynchronously with DRAM operations except during read transfer operations.

Serial data can be read from the SAM by clocking SC starting at the tap point loaded by the preceding transfer cycle, then proceeding sequentially to the most significant bit (bit 255) and then wrapping around to the least significant bit (bit 0) (Figure 17).




Figure 17. Serial Pointer Direction for Serial Read

For split-register operation, serial data can be read out from the active half of SAM by clocking SC starting at the tap point loaded by the preceding split-register transfer cycle. The serial pointer will then proceed sequentially to the most significant bit of the half, bit 127 or bit 255. If there is a split-register read transfer to the inactive half during this period, the serial pointer will point next to the tap point location loaded by that split register transfer (Figure 18).




Figure 18. Serial Pointer for Split-Register Read - Case I

If there is no split-register read transfer to the inactive half during this period, the serial pointer will point next to bit 128 or bit 0 respectively (Figure 19).




Figure 19. Serial Pointer for Split-Register Read - Case II

power up

To achieve proper device operation, an initial pause of 200 μs is required after power-up, followed by a minimum of eight \overline{RAS} cycles or eight \overline{CAS} -before- \overline{RAS} cycles to initialize the DRAM port. A read transfer cycle and two SC cycles are required to initialize the SAM port.

After initialization, the internal state of the TMS55165 is as follows:

	State After Initialization
QSF Write mode Write mask register Color register Serial register tap point SAM port	Defined by the transfer cycle during initialization Non-persistent mode Undefined Undefined Defined by the transfer cycle during initialization Output mode



TMS55165 262 144 BY 16-BIT MULTIPORT VIDEO RAM

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

absolute maximum ratings over operating free-air temperature†

Supply voltage range on any pin except DQ and SQ (see Note 1)	1 V to 7 V
Voltage range on DQ and SQ (see Note 1)	1 V to 7 V
Voltage range on V _{CC} (see Note 1)	1 V to 7 V
Short-circuit output current	50 mA
Short-circuit output current	1 1 W
Power dissipation	00C to 70°C
Operating free-air temperature range	0 0 10 70 0
Storage temperature range	- 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage .		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		8.0	
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions

		TEST	SAM	TMS55165-70	T	MS55165-80	UNIT
	PARAMETER	CONDITIONS	PORT	MIN MA	X M	IN MAX	UNII
Vон	High-level output voltage	I _{OH} = -1 mA		2.4	2	2.4	٧
VOL.	Low-level output voltage	IOL = 2 mA		0	4	0.4	V
l _l	Input current (leakage)	V _I = 0 to 5.8 V, V _{CC} = 5.5 V All other pins at 0 to V _{CC}		±1	0	±10	μΑ
ю	Output leakage current (see Note 3)	V _O = 0 to V _{CC} , V _{CC} = 5.5 V		±	0	±10	μА
lCG1	Operating current	See Note 4	Standby	10	5	160	
ICC1A	Operating current	t _C (SC) = MIN	Active	20)5	195	
ICC2	Standby current	All clocks = VCC	Standby		5	. 5]
ICC2A	Standby current	tc(SC) = MIN	Active		50	45]
ICC3	RAS-only refresh current	See Note 4	Standby	1:	35	160	l
ICC3A	RAS-only refresh current	t _{C(SC)} = MIN	Active	1:	95	185	mA
ICC4	Page-mode current	t _{C(P)} = MIN (see Note 5)	Standby	1	00	95	1
ICC4A	Page-mode current	t _C (SC) = MIN	Active	1	30	120]
ICC5	CAS-before-RAS current	See Note 4	Standby	1	65	160]
ICC5A	CAS-before-RAS current	tc(SC) = MIN	Active	2	05	195	1
ICC6	Data transfer current	See Note 4	Standby	1	65	160]
ICC6A	Data transfer current	t _C (SC) = MIN	Active	2	05	195	<u> </u>

NOTES: 3. SE is disabled for SQ output leakage tests.

4. Measured with one address change while $\overline{RAS} = V_{IL}$; $t_{C}(rd)$, $t_{C}(W)$, $t_{C}(TRD) = MIN$.

5. Measured with one address change while CAS = VIH



capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		6	ρF
C _{i(RC)}	Input capacitance, strobe inputs		7	pF
C _{i(W)}	Input capacitance, write enable input		7	pF
C _{i(SC)}	Input capacitance, serial clock		7	pF
C _{i(SE)}	Input capacitance, serial enable		7	pF
C _{i(DSF)}	Input capacitance, special function		7	pF
C _{i(TRG)}	input capacitance, transfer register input			pF
C _{o(O)}	Output capacitance, SQ and DQ		7	pF
Co(QSF)	Output capacitance, QSF		9	pF
			9	pr

NOTE 6: VCC equal to 5 V \pm 0.5 V and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 7)

ĺ	PARAMETER	TEST	ALT.	TMS551	65-70	TMS551	65-80	
		CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS (see Note 7)	td(RLCL) = Max	†CAC		20		20	ns
ta(CA)	Access time from column address (see Note 7)	td(RLCL) = Max	tAA		35		40	ns
^t a(CP)	Access time from CAS high (see Note 7)	td(RLCL) = Max	[†] CPA		40		45	ns
^t a(R)	Access time from RAS (see Note 7)	td(RLCL) = Max	tRAC		70		80	ns
ta(G)	Access time of Q from TRG low (see Note 7)		†OEA	 	20		20	ns
ta(SQ)	Access time of SQ from SC high (see Note 7)	C _L = 30 pF	tSCA	<u> </u>	20		25	ns
^t a(SE)	Access time of SQ or QSF from SE low (see Note 7)	C _L = 30 pF	tSEA		15		20	ns
^t dis(CH)	Random output disable time from CAS high (see Note 8)	C _L = 50 pF	tOFF	0	20	0	20	ns
[†] dis(G)	Random output disable time from TRG high (see Note 8)	C _L = 50 pF	^t OEZ	0	20	0	20	ns
^t dis(SE)	Serial output or QSF disable time from SE high (see Note 8)	C _L = 30 pF	tSEZ	0	15	0	20	ns

NOTES: 7. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data out reference level: VOH/VOL = 2 V/0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level: VOH/VOL = 2 V/0.8 V.

8. tdis(CH), tdis(G), and tdis(SE) are specified when the output is no longer driven.



SMVS165B-AUGUST 1992-REVISED JANUARY 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature $\sp{\dagger}$

			TMS551	TMS55165-70		TMS55165-80	
•			MIN	MAX	MIN	MAX	UNIT
^t c(rd)	Read cycle time (see Note 9)	tRC	130		150		ns
t _c (W)	Write cycle time	twc	130		150		ns
tc(rdW)	Read-modify-write cycle time	tRMW	170		195		ns
t _{c(P)}	Page-mode read, write cycle time	tpc	45		50		กร
tc(RDWP)	Page-mode read-modify-write cycle time	tPRMW	85		90		ns
tc(TRD)	Transfer read cycle time	tRC	130		150		ns
tc(SC)	Serial clock cycle time (see Note 9)	tscc	22		30		ns
tw(CH)	Pulse duration, CAS high	tCPN	. 10		10		ns
tw(CL)	Pulse duration, CAS low (see Note 10)	tCAS	20	10 000	20	10 000	ns
tw(RH)	Pulse duration, RAS high	t _{RP}	50		60		ns
tw(RL)	Pulse duration, RAS low (see Note 11)	tRAS	70	10 000	80	10 000	ns
tw(WL)	Pulse duration, WEx low	twp	10		15		ns
tw(TRG)	Pulse duration, TRG low		20		20		ns
tw(SCH)	Pulse duration, SC high (see Note 9)	tsc	5		10		ns
tw(SCL)	Pulse duration, SC low (see Note 9)	tSCP	5		10		ns
tw(GH)	Pulse duration, TRG high	tΤΡ	20		20		ns
tw(RL)P	Pulse duration, RAS low (page mode)	tRASP	70	100 000	80	100 000	ns
tsu(CA)	Setup time, column address before CAS low	tASC	0		0		ns
t _{su(SFC)}	Setup time, DSF before CAS low	tFSC	0		0		ns
t _{su(RA)}	Setup time, row address before RAS low	tASR	0		0		ns
tsu(WMR)	Setup time, WEx before RAS low	twsR	0		0		ns
tsu(DQR)	Setup time, DQ before RAS low	tMS	0		0		ns
tsu(TRG)	Setup time, TRG high before RAS low	tTHS	0		0		ns
t _{su(SE)}	Setup time, SE high before RAS low	tSER	0		0		กร
tsu(SFR)	Setup time, DSF low before RAS low	tFSR	0		0		ns
t _{su(DCL)}	Setup time, data before CAS low	tosc	0		0	•	ns
tsu(DWL)	Setup time, data before WEx low	tosw	0		0		ns
tsu(rd)	Setup time, read command WEx high before CAS low	tRCS	0		0		ns
t _{su(WCL)}	Setup time, early write command, WEx low before CAS low	twcs	0		0		ns
tsu(WCH)	Write setup time, WEx low before CAS high	[‡] CWL	15		20		ns
t _{su(WRH)}	Write setup time, WEx low before RAS high with TRG = WEx = low	[‡] RWL	. 15		20		ns
th(CLCA)	Hold time, column address after CAS low	[‡] CAH	10		15		ns
th(SFC)	Hold time, DSF after CAS low	^t CFH	10		15		ns

Continued next page.

† Timing measurements are referenced to VIL max and VIH min.

NOTES: 9. All cycle times assume $t_t = 3$ ns.

10. In a read-modify-write cycle, $t_{d(CLWL)}$ and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require

additional CAS low time [t_W(CL)].

11. In a read-modify-write cycle, t_d(RLWL) and t_{SU}(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time [t_W(RL)].



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)†

1		ALT.	TMS55	65-70	TMS55	65-80	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
th(RA)	Hold time, row address after RAS low	tRAH	10		10		ns
th(TRG)	Hold time, TRG after RAS low	tTHH	10		15		ns
th(RWM)	Hold time, write mask, transfer enable after RAS low	tRWH	10		10	·	ns
th(RDQ)	Hold time, DQ after RAS low (write mask operation)	tMH	10		10		ns
th(SFR)	Hold time, DSF after RAS low	tRFH	10		10	··········	ns
th(RLCA)	Hold time, column-address after RAS low (see Note 12)	t _{AR}	30		35		ns
th(CLD)	Hold time, data after CAS low	[†] DH	15		15		ns
th(RLD)	hold time, data after RAS low (see Note 12)	tDHR	35		35		ns
th(WLD)	Hold time, data after WEx low	tDH	15		15		ns
th(CHrd)	Hold time, read, WEx low after CAS high (see Note 13)	tRCH	0		0		ns
th(RHrd)	Hold time, read, WEx high after RAS high (see Note 13)	t _{RRH}	0		0		ns
th(CLW)	Hold time, write, WEx low after CAS low	twcH	15		15		ns
th(RLW)	Hold time, write, WEx low after RAS low (see Note 12)	twcn	35		35		ns
th(WLG)	Hold time, TRG high after WEx low (see Note 14)	^t OEH	10		10		ns
th(SHSQ)	Hold time, SQ after SC high	tson	5		5		ns
ካ(RSF)	Hold time, DSF after RAS low	t _{FHR}	30		35		ns
^t d(RLCH)	Delay time, RAS low to CAS high	tcsh	70		80		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0	$\neg \neg$	0		ns
냅(CLRH)	Delay time, CAS low to RAS high	tRSH	20		20		ns
섭(CLWL)	Delay time, CAS low to WEx low (see Notes 15 and 16)	tCWD	45	1	45		ns
[†] d(RLCL)	Delay time, RAS low to CAS low (see Note 17)	tRCD	20	50	20	60	ns
td(CARH)	Delay time, column address to RAS high	tRAL	35		40		ns
td(CACH)	Delay time, column address to CAS high	†CAL	35		40		ns
td(RLWL)	Delay time, RAS low to WEx low (see Note 15)	tRWD	95		105		ns
td(CAWL)	Delay time, column address to WEx low (see Note 15)	tAWD	60		65		ns
td(RLCH)	Delay time, RAS low to CAS high (see Note 18)	tCHR	10		15		ns
td(CLRL)	Delay time, CAS low to RAS low (see Note 18)	tCSR	0		10	\neg	ns
td(RHCL)	Delay time, RAS high to CAS low (see Note 18)	t _{RPC}	0	\dashv	0	\dashv	ns
네(CLGH)	Delay time, CAS low to TRG high for DRAM read cycles	1110	20		20		ns
섭(GHD)	Delay time, TRG high before data applied at DQ	tOED	15		15		ns
^t d(RLTH)	Delay time, RAS low to TRG high (real-time reload read transfer cycle only)	tRTH	55		60	\neg	ns
^t d(RLSH)	Delay time, RAS low to first SC high after TRG high (see Note 19)	tRSD	70	\dashv	80		ns
td(RLCA)	Delay time, RAS low to column address (see Note 17)	†RAD	15	35	15	40	ns
^t d(GLRH)	Delay time, TRG low to RAS high	tROH	15		15		ns
Continued nex	d name	-non			- 10		113

† Timing measurements are referenced to V_{IL} max and V_{IH} min.

NOTES: 12. The minimum value is measured when t_d(RLCL) is set to t_d(RLCL) min as a reference.

13. Either t_h(RHrd) or t₍CHrd) must be satisfied for a read cycle.

14. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.

15. Read-modify-write operation only.

16. TRG must disable the output buffers prior to applying data to the DQ pins.
 17. The maximum value is specified only to assure RAS access time.

18. CAS-before-RAS refresh operation only.

19. Early-load read transfer cycle only.



SMVS165B-AUGUST 1992-REVISED JANUARY 1993

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded) †

		ALT.	TMS5516	55-70	TMS5516	5-80	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
법(CLSH)	Delay time, CAS low to first SC high after TRG high (see Note 21)	tCSD	20		25		ns
td(SCTR)	Delay time, SC high to TRG high (see Notes 20 and 21)	tTSL	5		5		ns
td(THRH)	Delay time, TRG high to RAS high (see Notes 20 and 23)	†TRD	-10		-10		ns
ኒ(THRL)	Delay time, TRG high to RAS low (see Note 22)	[†] TRP	tw(RH)		^t w(RH)		กธ
ਖ(THSC)	Delay time, TRG high to SC high (see Note 20)	tτsp	10		15		ns
섭(RHMS)	Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split read transfer cycles		20		20		ns
td(CLTH)	Delay time, CAS low to TRG high in real-time transfer read cycles	¹CTH	5		5		ns
td(CASH)	Delay time, column address to first SC in early load read transfer cycles	tasd	25		30		ns
^t d(CAGH)	Delay time, column address to TRG high in real-time transfer read cycles	t AT H	10		10		ns
fd(DCL)	Delay time, data to CAS low	tDZC	- 0		0		ns
td(DGL)	Delay time, data to TRG low	tDZO	0		0		ns
td(MSRL)	Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split read transfer cycles		20		20		ns
td(SCQSF)	Delay time, last (127 or 255) rising edge of SC to QSF switching at the boundary during split read transfer cycles (see Note 24)	tsap		25		30	ns
td(CLQSF)	Delay time, CAS low to QSF switching in transfer read or write cycles (see Note 24)	tCQD		30		35	ns
^t d(GHQSF)	Delay time, TRG high to QSF switching in transfer read or write cycles (see Note 24)	^t TQD		25		30	ns
td(RLQSF)	Delay time, RAS low to QSF switching in transfer read or write cycles (see Note 24)	tRQD		70		75	ns
trf(MA)	Refresh time interval, memory	t _{REF}		8		8	ms
Pt .	Transition time	ŧτ	3	50	3	50	ns

† Timing measurements are referenced to VIL max and VIH min.

NOTES: 20. Real-time reload read transfer cycle only.
21. Early-load read transfer cycle only.

- 22. Memory to register (read) transfer cycles only.
- 23. Late-load read transfer cycle only.
- 24. Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF and output reference level is $V_{OH} / V_{OL} = 2 V/0.8V.$



PARAMETER MEASUREMENT INFORMATION




Figure 20. Read Cycle Timing

PARAMETER MEASUREMENT INFORMATION




Figure 21. Early Write Cycle Timing

Table 5. Write Cycle State Table

	STATE						
CYCLE	1	2	3				
Write operation (non-masked)	Н	Don't care	Valid data				
Write operation with non-persistent write-per-bit	L	Write mask	Valid data				
Write operation with persistent write-per-bit	L	Don't care	Valid data				







Figure 22. Late Write Cycle Timing (Output-Enable-Controlled Write)

Table 6. Write Cycle State Table

CYCLE	STATE					
	1	2	3			
Write operation (non-masked)	Н	Don't care	Valid data			
Write operation with non-persistent write-per-bit	L L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	Don't care	Valid data			



PARAMETER MEASUREMENT INFORMATION




 $[\]ensuremath{^{\dagger}}$ Load mask register cycle will put the device into the persistent write-per-bit mode.

Figure 23. Load Mask Register Timing (Early Write Load)†



TMS55165

PARAMETER MEASUREMENT INFORMATION



[†] Load mask register cycle will put the device into the persistent write-per-bit mode.

Figure 24. Load Mask Register Timing (Late Write Load)†



SMVS165B-AUGUST 1992-REVISED JANUARY 1993

PARAMETER MEASUREMENT INFORMATION




Figure 25. Read-Write/Read-Modify-Write Cycle Timing

Table 7. Write Cycle State Table

OVOLE	STATE						
CYCLE	1	2	3				
Write operation (non-masked)	H	Don't care	Valid data				
Write operation with non-persistent write-per-bit	L.	Write mask	Valid data				
Write operation with persistent write-per-bit	L.	Don't care	Valid data				



7-89

PARAMETER MEASUREMENT INFORMATION




Figure 26. Enhanced Page-Mode Read Cycle Timing




[†] Access time is $t_{a(CP)}$ or $t_{a(CA)}$ dependent. ‡ Output may go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE A: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.)

MULTIPORT VIDEO RAM SMVS165B-AUGUST 1992-REVISED JANUARY 1993

PARAMETER MEASUREMENT INFORMATION



† Referenced to the first WEx falling edge or the falling edge of CAS, whichever occurs later.

NOTE A: A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications.

To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write features is used. If the early write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 27. Enhanced Page-Mode Write Cycle Timing
Table 8. Write Cycle State Table

CYCLE	STATE							
CYCLE	1	2	3	4	5			
Write operation (non-masked)	L	L	Н	Don't care	Valid data			
Write operation with non-persistent write-per-bit	L	L	L	Write mask	Valid data			
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data			
Load write mask on either the first WEx falling edge or the falling edge of CAS, whichever occurs later.‡	Н	L	н	Don't care	Write mask			


[‡] Load write mask cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CAS is don't care during this cycle.



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

PARAMETER MEASUREMENT INFORMATION



[†] Output may go from the high-impedance state to an invalid data state prior to the specified access time. NOTE A: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

Figure 28. Enhanced Page-Mode Read-Modify-Write Cycle Timing Table 9. Write Cycle State Table

CYCLE	STATE								
CYCLE	1	2	3	4	5				
Write operation (non-masked)	L	L	Н	Don't care	Valid data				
Write operation with non-persistent write-per-bit	Ĺ	L	L	Write mask	Valid data				
Write operation with persistent write-per-bit	L	L	L	Don't care	Valid data				
Load write mask on either the first WEx falling edge or the falling edge of CAS whichever occurs later.	Н	L	н	Don't care	Write mask				

Load write mask cycle will set the device to the persistent write-per-bit mode. Column address at the falling edge of CAS is don't care during this cycle.



7-92

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

PARAMETER MEASUREMENT INFORMATION




Figure 29. Load Color Register Timing (Early-Write Load)



PARAMETER MEASUREMENT INFORMATION




Figure 30. Load Color Register Timing (Late Write Load)

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

PARAMETER MEASUREMENT INFORMATION




Figure 31. Block Write Timing (Early Write)

Table 10. Block Write Cycle State Table

CYCLE		STATE		
	1	2	3	
Block write operation (non-masked)	н	Don't care	Column mask	
Block write operation with non-persistent write-per-bit	L	Write mask	Column mask	
Block write operation with persistent write-per-bit	L	Don't care	Column mask	

Write mask data 0: I/O write disable

1: I/O write enable

Column mask data $DQ_i - DQ_{i+3}0$: column write disable

(i = 0, 4, 8, 12)1: column write enable

 DQ_0 — column 0 (address $A_1 = 0$, $A_0 = 0$)

 DQ_1 — column 1 (address $A_1 = 0$, $A_0 = 1$) DQ_2 — column 2 (address $A_1 = 1$, $A_0 = 0$)

 DQ_3 — column 3 (address $A_1 = 1$, $A_0 = 1$)



PARAMETER MEASUREMENT INFORMATION




Figure 32. Block Write Timing (Late Write)

Table 11. Block Write Cycle State Table

CYCLE	STATE		
	1	2	3
Block write operation (non-masked)	Н	Don't care	Column mask
Block write operation with non-persistent write-per-bit	L.	Write mask	Column mask
Block write operation with persistent write-per-bit	L	Don't care	Column mask

Write mask data 0: I/O write disable

1: I/O write enable

Column mask data DQi - DQi+30: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:

 DQ_0 — column 0 (address $A_1 = 0$, $A_0 = 0$) DQ_1 — column 1 (address $A_1 = 0$, $A_0 = 1$)

 DQ_2 — column 2 (address $A_1 = 1$, $A_0 = 0$)

DQ3 -- column 3 (address A1 = 1, A0 = 1)




7-96

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

SMVS165B-AUGUST 1992-REVISED JANUARY 1993

PARAMETER MEASUREMENT INFORMATION



 \dagger Referenced the first $\overline{\text{WE}}\text{x}$ falling edge or the falling edge of $\overline{\text{CAS}}$, whichever occurs later.

NOTE A: To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write features is used. If the early write cycle timing is used, the state of TRG is a don't care after the minimum period th(TRG) from the falling edge of RAS.

Figure 33. Enhanced Page-Mode Block Write Cycle Timing

Table 12. Block Write Cycle State Table

CYCLE		STATE		
	1	2	3	
Block write operation (non-masked)	Н	Don't care	Column mask	
Block write operation with non-persistent write-per-bit	L	Write mask	Column mask	
Block write operation with persistent write-per-bit	L	Don't care	Column mask	

Write mask data 0: I/O write disable

1: I/O write enable

Column mask data DQi - DQi+30: column write disable

(i = 0, 4, 8, 12)

1: column write enable

Example:

DQ0 -- column 0 (address A1 = 0, A0 = 0)

DQ1 - column 1 (address A1 = 0, A0 = 1)

 DQ_2 — column 2 (address $A_1 = 1$, $A_0 = 0$) DQ_3 — column 3 (address $A_1 = 1$, $A_0 = 1$)



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001




Figure 34. RAS-Only Refresh Timing



DQ

TEXAS INSTR (ASIC/MEMORY) SMVS165B-AUGUST 1992-REVISED JANUARY 1993




Figure 35. CAS-Before-RAS Refresh

Table 13. CBR Cycle State Table

	STATE	
CYCLE	1	
CAS-before-RAS refresh with option reset	0	
CAS-before-RAS refresh with no reset	1	



PARAMETER MEASUREMENT INFORMATION





Figure 36. Hidden Refresh Cycle Timing

NOTE A: CAS-before-RAS refresh (option reset) mode will end persistent write-per-bit mode. Hidden refresh will also end the persistent write-per-bit mode regardless of the state of DSF at RAS.



SMVS165B-AUGUST 1992-REVISED JANUARY 1993




- † Early-load operation is defined as th(TRG) min < th(TRG) < td(RLTH) min.

 NOTES: A. Random mode (DQ outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
 - B. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.
 - C. A0-A7: Register tap point, A8: which half of the transferred row.

Figure 37. Read Transfer Timing, Early Load Operation†





 † Late load operation is defined as $t_{d(THRH)} < 0$ ns.

NOTES: A. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.

- B. Random mode (DQ outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
- C. A0-A7: Register tap point, A8: which half of the transferred row.


Figure 38. Read Transfer Timing, Real-Time Reload Operation/Late Load Operation[†]



7-102

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

SMVS165B-AUGUST 1992-REVISED JANUARY 1993




NOTES: A. There is minimum requirement of one rising edge of SC clock between two split register transfer cycles.

B. A0-A6: Tap point of the given half, A7: Don't care, A8: DRAM row half.

Figure 39. Split-Register Read Transfer Timing





NOTES: A. While reading data through the serial data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register to memory to register data transfer operation.

B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle.

Figure 40. Serial Read Timing



SE

MULTIPORT VIDEO RAM


PARAMETER MEASUREMENT INFORMATION RAS tsu(TRG) th(TRG) tc(SC) tw(SCH) H tw(SCH) → tw(SCH) → tw(SCL) - tw(SCL) SC ta(SQ) + ta(SQ) th(SHSQ) **4**— ṫα(ŚΕ) th(SHSQ) Valld Out Valid Out Valid Out Valid Out SQx tdis(SE)

- NOTES: A. While reading data through the serial data register, the state of TRG is a don't care as long as TRG is held high when RAS goes low. This is to avoid the initiation of a register to memory to register data transfer operation.
 - B. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle.

Figure 41. Serial Read Timing (SE Controlled Read)



OPERATING SEQUENCE INFORMATION



- NOTES: A. In order to achieve proper split-register operation, a normal read transfer should be performed before the first split-register transfer cycle. This is necessary to initialize the data register and the starting tap location. First serial access can then begin either after the normal read transfer cycle (CASE I), during the first split-register transfer cycle (CASE II), or even after the first split-register transfer cycle (CASE III). There is no minimum requirement of SC clock between the normal read transfer cycle and the first split-register cycle.
 - B. A split register transfer into the inactive half is not allowed until t_d(MSRL) is met. t_d(MSRL) is the minimum delay time between the rising edge of the serial clock of the last bit (bit 127 or 255) and the falling edge of RAS of the split-register transfer cycle into the inactive half. After the t_d(MSRL) is met, the split-register transfer into the inactive half must also satisfy the minimum t_d(RHMS) requirement. t_d(RHMS) is the minimum delay time between the rising edge of RAS of the split-register transfer cycle into the inactive half and the rising edge of the serial clock of the last bit (bit 127 or 255). There is a minimum requirement of one rising edge of SC clock between two split-register transfer cycles.

Figure 42. Split-Register Operating Sequence



7-106

POST OFFICE BOX 1443 * HOUSTON, TEXAS 7700

TMS55165 262 144 BY 16-BIT

TEXAS INSTR (ASIC/MEMORY)

MULTIPORT VIDEO RAM SMVS165B-AUGUST 1992-REVISED JANUARY 1993

device symbolization

