



# CY7C1311JV18/CY7C1911JV18 CY7C1313JV18/CY7C1315JV18

## 18-Mbit QDR® II SRAM 4-Word Burst Architecture

### Features

- Separate Independent Read and Write Data Ports
  - Supports concurrent transactions
- 300 MHz Clock for High Bandwidth
- 4-word Burst for reducing Address Bus Frequency
- Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 600 MHz) at 300 MHz
- Two Input Clocks (K and  $\bar{K}$ ) for Precise DDR Timing
  - SRAM uses rising edges only
- Two Input Clocks for Output Data (C and  $\bar{C}$ ) to minimize Clock Skew and Flight Time mismatches
- Echo Clocks (CQ and  $\bar{CQ}$ ) simplify Data Capture in High Speed Systems
- Single Multiplexed Address Input Bus latches Address Inputs for both Read and Write Ports
- Separate Port Selects for Depth Expansion
- Synchronous Internally Self-timed Writes
- QDR® II Operates with 1.5 Cycle Read Latency when the Delay Lock Loop (DLL) is enabled
- Operates like a QDR I device with 1 Cycle Read Latency in DLL Off Mode
- Available in x8, x9, x18, and x36 configurations
- Full Data Coherency, providing most current Data
- Core  $V_{DD} = 1.8 (\pm 0.1V)$ ; IO  $V_{DDQ} = 1.4V$  to  $V_{DD}$
- Available in 165-Ball FBGA Package (13 x 15 x 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- Variable Drive HSTL Output Buffers
- JTAG 1149.1 Compatible Test Access Port
- Delay Lock Loop (DLL) for Accurate Data Placement

### Configurations

- CY7C1311JV18 – 2M x 8
- CY7C1911JV18 – 2M x 9
- CY7C1313JV18 – 1M x 18
- CY7C1315JV18 – 512K x 36

### Functional Description


The CY7C1311JV18, CY7C1911JV18, CY7C1313JV18, and CY7C1315JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II architecture has separate data inputs and data outputs to eliminate the need to 'turnaround' the data bus required with common IO devices. Access to each port is accomplished through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II read and write ports are completely independent of one another. In order to maximize data throughput, both read and write ports are provided with DDR interfaces. Each address location is associated with four 8-bit words (CY7C1311JV18) or 9-bit words (CY7C1911JV18) or 18-bit words (CY7C1313JV18) or 36-bit words (CY7C1315JV18) that burst sequentially into or out of the device. Because data is transferred into and out of the device on every rising edge of both input clocks (K and  $\bar{K}$  and C and  $\bar{C}$ ), memory bandwidth is maximized while simplifying system design by eliminating bus 'turnarounds'.

Depth expansion is accomplished with port selects, which enables each port to operate independently.


All synchronous inputs pass through input registers controlled by the K or  $\bar{K}$  input clocks. All data outputs pass through output registers controlled by the C or  $\bar{C}$  (or K or  $\bar{K}$  in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

### Selection Guide


Description		300 MHz	250 MHz	Unit
Maximum Operating Frequency		300	250	MHz
Maximum Operating Current	x8	730	665	mA
	x9	735	675	
	x18	790	705	
	x36	895	830	

[illegible]

## Logic Block Diagram (CY7C1313JV18)



## Logic Block Diagram (CY7C1315JV18)



## Pin Configuration

The pin configuration for CY7C1311JV18, CY7C1911JV18, CY7C1313JV18, and CY7C1315JV18 follow. <sup>[1]</sup>

### 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout

#### CY7C1311JV18 (2M x 8)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{WPS}}$	$\overline{\text{NWS}}_1$	$\overline{\text{K}}$	NC/144M	$\overline{\text{RPS}}$	A	NC/36M	CQ
<b>B</b>	NC	NC	NC	A	NC/288M	K	$\overline{\text{NWS}}_0$	A	NC	NC	Q3
<b>C</b>	NC	NC	NC	$V_{SS}$	A	NC	A	$V_{SS}$	NC	NC	D3
<b>D</b>	NC	D4	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
<b>E</b>	NC	NC	Q4	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	D2	Q2
<b>F</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>G</b>	NC	D5	Q5	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>H</b>	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	Q1	D1
<b>K</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>L</b>	NC	Q6	D6	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	Q0
<b>M</b>	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	D0
<b>N</b>	NC	D7	NC	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
<b>P</b>	NC	NC	Q7	A	A	C	A	A	NC	NC	NC
<b>R</b>	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

#### CY7C1911JV18 (2M x 9)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{WPS}}$	NC	$\overline{\text{K}}$	NC/144M	$\overline{\text{RPS}}$	A	NC/36M	CQ
<b>B</b>	NC	NC	NC	A	NC/288M	K	$\overline{\text{BWS}}_0$	A	NC	NC	Q4
<b>C</b>	NC	NC	NC	$V_{SS}$	A	NC	A	$V_{SS}$	NC	NC	D4
<b>D</b>	NC	D5	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC
<b>E</b>	NC	NC	Q5	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	D3	Q3
<b>F</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>G</b>	NC	D6	Q6	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>H</b>	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	Q2	D2
<b>K</b>	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	NC
<b>L</b>	NC	Q7	D7	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	Q1
<b>M</b>	NC	NC	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	D1
<b>N</b>	NC	D8	NC	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	NC
<b>P</b>	NC	NC	Q8	A	A	C	A	A	NC	D0	Q0
<b>R</b>	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

#### Note

1. NC/36M, NC/72M, NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.

## Pin Configuration

The pin configuration for CY7C1311JV18, CY7C1911JV18, CY7C1313JV18, and CY7C1315JV18 follow. <sup>[1]</sup> (continued)

### 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout

#### CY7C1313JV18 (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/144M	NC/36M	$\overline{\text{WPS}}$	$\overline{\text{BWS}}_1$	$\overline{\text{K}}$	NC/288M	$\overline{\text{RPS}}$	A	NC/72M	CQ
<b>B</b>	NC	Q9	D9	A	NC	K	$\overline{\text{BWS}}_0$	A	NC	NC	Q8
<b>C</b>	NC	NC	D10	$V_{SS}$	A	NC	A	$V_{SS}$	NC	Q7	D8
<b>D</b>	NC	D11	Q10	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	D7
<b>E</b>	NC	NC	Q11	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	D6	Q6
<b>F</b>	NC	Q12	D12	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	Q5
<b>G</b>	NC	D13	Q13	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	D5
<b>H</b>	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	NC	NC	D14	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	Q4	D4
<b>K</b>	NC	NC	Q14	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	D3	Q3
<b>L</b>	NC	Q15	D15	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC	NC	Q2
<b>M</b>	NC	NC	D16	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	Q1	D2
<b>N</b>	NC	D17	Q16	$V_{SS}$	A	A	A	$V_{SS}$	NC	NC	D1
<b>P</b>	NC	NC	Q17	A	A	C	A	A	NC	D0	Q0
<b>R</b>	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

#### CY7C1315JV18 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
<b>A</b>	$\overline{\text{CQ}}$	NC/288M	NC/72M	$\overline{\text{WPS}}$	$\overline{\text{BWS}}_2$	$\overline{\text{K}}$	$\overline{\text{BWS}}_1$	$\overline{\text{RPS}}$	NC/36M	NC/144M	CQ
<b>B</b>	Q27	Q18	D18	A	$\overline{\text{BWS}}_3$	K	$\overline{\text{BWS}}_0$	A	D17	Q17	Q8
<b>C</b>	D27	Q28	D19	$V_{SS}$	A	NC	A	$V_{SS}$	D16	Q7	D8
<b>D</b>	D28	D20	Q19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	Q16	D15	D7
<b>E</b>	Q29	D29	Q20	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	Q15	D6	Q6
<b>F</b>	Q30	Q21	D21	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	D14	Q14	Q5
<b>G</b>	D30	D22	Q22	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	Q13	D13	D5
<b>H</b>	$\overline{\text{DOFF}}$	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
<b>J</b>	D31	Q31	D23	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	D12	Q4	D4
<b>K</b>	Q32	D32	Q23	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	Q12	D3	Q3
<b>L</b>	Q33	Q24	D24	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	D11	Q11	Q2
<b>M</b>	D33	Q34	D25	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	D10	Q1	D2
<b>N</b>	D34	D26	Q25	$V_{SS}$	A	A	A	$V_{SS}$	Q10	D9	D1
<b>P</b>	Q35	D35	Q26	A	A	C	A	A	Q9	D0	Q0
<b>R</b>	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

## Pin Definitions

Pin Name	IO	Pin Description
D <sub>[x:0]</sub>	Input-Synchronous	<b>Data Input Signals.</b> Sampled on the rising edge of K and $\bar{K}$ clocks during valid write operations. CY7C1311JV18 – D <sub>[7:0]</sub> CY7C1911JV18 – D <sub>[8:0]</sub> CY7C1313JV18 – D <sub>[17:0]</sub> CY7C1315JV18 – D <sub>[35:0]</sub>
$\overline{WPS}$	Input-Synchronous	<b>Write Port Select – Active LOW.</b> Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores D <sub>[x:0]</sub> .
$\overline{NWS}_0$ , $\overline{NWS}_1$	Input-Synchronous	<b>Nibble Write Select 0, 1 – Active LOW (CY7C1311JV18 Only).</b> Sampled on the rising edge of the K and $\bar{K}$ clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. $\overline{NWS}_0$ controls D <sub>[3:0]</sub> and $\overline{NWS}_1$ controls D <sub>[7:4]</sub> . All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select ignores the corresponding nibble of data and it is not written into the device.
$\overline{BWS}_0$ , $\overline{BWS}_1$ , $\overline{BWS}_2$ , $\overline{BWS}_3$	Input-Synchronous	<b>Byte Write Select 0, 1, 2, and 3 – Active LOW.</b> Sampled on the rising edge of the K and $\bar{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1911JV18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> CY7C1313JV18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> and $\overline{BWS}_1$ controls D <sub>[17:9]</sub> CY7C1315JV18 – $\overline{BWS}_0$ controls D <sub>[8:0]</sub> , $\overline{BWS}_1$ controls D <sub>[17:9]</sub> , $\overline{BWS}_2$ controls D <sub>[26:18]</sub> and $\overline{BWS}_3$ controls D <sub>[35:27]</sub> . All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and it is not written into the device.
A	Input-Synchronous	<b>Address Inputs.</b> Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M x 8 (4 arrays each of 512K x 8) for CY7C1311JV18, 2M x 9 (4 arrays each of 512K x 9) for CY7C1911JV18, 1M x 18 (4 arrays each of 256K x 18) for CY7C1313JV18 and 512K x 36 (4 arrays each of 128K x 36) for CY7C1315JV18. Therefore, only 19 address inputs are needed to access the entire memory array of CY7C1311JV18 and CY7C1911JV18, 18 address inputs for CY7C1313JV18 and 17 address inputs for CY7C1315JV18. These inputs are ignored when the appropriate port is deselected.
Q <sub>[x:0]</sub>	Output-Synchronous	<b>Data Output Signals.</b> These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the C and $\bar{C}$ clocks during read operations, or K and $\bar{K}$ when in single clock mode. When the read port is deselected, Q <sub>[x:0]</sub> are automatically tri-stated. CY7C1311JV18 – Q <sub>[7:0]</sub> CY7C1911JV18 – Q <sub>[8:0]</sub> CY7C1313JV18 – Q <sub>[17:0]</sub> CY7C1315JV18 – Q <sub>[35:0]</sub>
$\overline{RPS}$	Input-Synchronous	<b>Read Port Select – Active LOW.</b> Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tri-stated following the next rising edge of the C clock. Each read access consists of a burst of four sequential transfers.
C	Input Clock	<b>Positive Input Clock for Output Data.</b> C is used in conjunction with $\bar{C}$ to clock out the read data from the device. C and $\bar{C}$ are used together to deskew the flight times of various devices on the board back to the controller. See <a href="#">Application Example</a> on page 10 for further details.
$\bar{C}$	Input Clock	<b>Negative Input Clock for Output Data.</b> $\bar{C}$ is used in conjunction with C to clock out the read data from the device. C and $\bar{C}$ are used together to deskew the flight times of various devices on the board back to the controller. See <a href="#">Application Example</a> on page 10 for further details.
K	Input Clock	<b>Positive Input Clock Input.</b> The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q <sub>[x:0]</sub> when in single clock mode. All accesses are initiated on the rising edge of K.
$\bar{K}$	Input Clock	<b>Negative input clock input.</b> $\bar{K}$ is used to capture synchronous inputs being presented to the device and to drive out data through Q <sub>[x:0]</sub> when in single clock mode.

## Pin Definitions (continued)

Pin Name	IO	Pin Description
CQ	Echo Clock	<b>CQ is Referenced with Respect to C.</b> This is a free running clock and is synchronized to the input clock for output data (C) of the QDR II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in <a href="#">Switching Characteristics</a> on page 23.
$\overline{\text{CQ}}$	Echo Clock	<b>CQ is Referenced with Respect to <math>\overline{\text{C}}</math>.</b> This is a free running clock and is synchronized to the input clock for output data ( $\overline{\text{C}}$ ) of the QDR II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in <a href="#">Switching Characteristics</a> on page 23.
ZQ	Input	<b>Output Impedance Matching Input.</b> This input is used to tune the device outputs to the system data bus impedance. CQ, $\overline{\text{CQ}}$ , and $\text{Q}_{[\text{x}:0]}$ output impedance are set to $0.2 \times \text{RQ}$ , where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to $\text{V}_{\text{DDQ}}$ , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
$\overline{\text{DOFF}}$	Input	<b>DLL Turn Off – Active LOW.</b> Connecting this pin to ground turns off the DLL inside the device. The timings in the DLL turned off differs from those listed in this data sheet. For normal operation, this pin is connected to a pull up through a 10 K $\Omega$ or less pull up resistor. The device behaves in QDR I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR I timing.
TDO	Output	<b>TDO for JTAG.</b>
TCK	Input	<b>TCK Pin for JTAG.</b>
TDI	Input	<b>TDI Pin for JTAG.</b>
TMS	Input	<b>TMS Pin for JTAG.</b>
NC	N/A	<b>Not Connected to the Die.</b> Can be tied to any voltage level.
NC/36M	N/A	<b>Not Connected to the Die.</b> Can be tied to any voltage level.
NC/72M	N/A	<b>Not Connected to the Die.</b> Can be tied to any voltage level.
NC/144M	N/A	<b>Not Connected to the Die.</b> Can be tied to any voltage level.
NC/288M	N/A	<b>Not Connected to the Die.</b> Can be tied to any voltage level.
$\text{V}_{\text{REF}}$	Input-Reference	<b>Reference Voltage Input.</b> Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
$\text{V}_{\text{DD}}$	Supply	<b>Power Supply Inputs to the Core of the Device.</b>
$\text{V}_{\text{SS}}$	Ground	<b>Ground for the Device.</b>
$\text{V}_{\text{DDQ}}$	Power Supply	<b>Power Supply Inputs for the Outputs of the Device.</b>



## Functional Overview

The CY7C1311JV18, CY7C1911JV18, CY7C1313JV18, CY7C1315JV18 are synchronous pipelined Burst SRAMs with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs in order to minimize the number of address pins required. By having separate read and write ports, the QDR II completely eliminates the need to 'turnaround' the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of four 8-bit data transfers in the case of CY7C1311JV18, four 9-bit data transfers in the case of CY7C1911JV18, four 18-bit data transfers in the case of CY7C1313JV18, and four 36-bit data transfers in the case of CY7C1315JV18 in two clock cycles.

This device operates with a read latency of one and a half cycles when the  $\overline{\text{DOFF}}$  pin is tied HIGH. When the  $\overline{\text{DOFF}}$  pin is set LOW or connected to  $V_{SS}$  the device behaves in QDR I mode with a read latency of one clock cycle.

Accesses for both ports are initiated on the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and  $\overline{K}$ ) and all output timing is referenced to the output clocks (C and  $\overline{C}$ , or K and  $\overline{K}$  when in single clock mode).

All synchronous data inputs ( $D_{[x:0]}$ ) pass through input registers controlled by the input clocks (K and  $\overline{K}$ ). All synchronous data outputs ( $Q_{[x:0]}$ ) pass through output registers controlled by the rising edge of the output clocks (C and  $\overline{C}$ , or K and  $\overline{K}$  when in single clock mode).

All synchronous control ( $\overline{\text{RPS}}$ ,  $\overline{\text{WPS}}$ ,  $\overline{\text{BWS}}_{[x:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clocks (K and  $\overline{K}$ ).

CY7C1313JV18 is described in the following sections. The same basic descriptions apply to CY7C1311JV18, CY7C1911JV18, and CY7C1315JV18.

### Read Operations

The CY7C1313JV18 is organized internally as four arrays of 256K x 18. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting  $\overline{\text{RPS}}$  active at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the read address register. Following the next K clock rise, the corresponding lowest order 18-bit word of data is driven onto the  $Q_{[17:0]}$  using  $\overline{C}$  as the output timing reference. On the subsequent rising edge of C the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . This process continues until all four 18-bit data words have been driven out onto  $Q_{[17:0]}$ . The requested data is valid 0.45 ns from the rising edge of the output clock (C or  $\overline{C}$ , or K or  $\overline{K}$  when in single clock mode). In order to maintain the internal logic, enable each read access to complete. Each read access consists of four 18-bit data words and takes two clock cycles to complete. Therefore, read accesses to the device

cannot be initiated on two consecutive K clock rises. The internal logic of the device ignores the second read request. Read accesses are initiated on every other K clock rise. Doing so pipelines the data flow such that data is transferred out of the device on every rising edge of the output clocks (C and  $\overline{C}$ , or K and  $\overline{K}$  when in single clock mode).

When the read port is deselected, the CY7C1311JV18 first completes the pending read transactions. Synchronous internal circuitry automatically tri-states the outputs following the next rising edge of the positive output clock (C). This enables a seamless transition between devices without the insertion of wait states in a depth expanded memory.

### Write Operations

Write operations are initiated by asserting  $\overline{\text{WPS}}$  active at the rising edge of the positive input clock (K). On the following K clock rise the data presented to  $D_{[17:0]}$  is latched and stored into the lower 18-bit write data register, provided  $\overline{\text{BWS}}_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock ( $\overline{K}$ ) the information presented to  $D_{[17:0]}$  is also stored in the write data register, provided  $\overline{\text{BWS}}_{[1:0]}$  are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, write accesses to the device cannot be initiated on two consecutive K clock rises. The internal logic of the device ignores the second write request. Write accesses are initiated on every other rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data are transferred into the device on every rising edge of the input clocks (K and  $\overline{K}$ ).

When deselected, the write port ignores all inputs after the pending write operations have been completed.

### Byte Write Operations

Byte write operations are supported by the CY7C1311JV18. A write operation is initiated as described in the [Write Operations](#) section. The bytes that are written are determined by  $\overline{\text{BWS}}_0$  and  $\overline{\text{BWS}}_1$ , which are sampled with each set of 18-bit data words. Asserting the byte write select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read, modify, or write operations to a byte write operation.

### Single Clock Mode

The CY7C1311JV18 is used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and  $\overline{K}$ ) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the  $K/\overline{K}$  and  $C/\overline{C}$  clocks. All timing parameters remain the same in this mode. To use this mode of operation, tie C and  $\overline{C}$  HIGH at power on. This function is a strap option and not alterable during device operation.



## Concurrent Transactions

The read and write ports on the CY7C1311JV18 operate independently of one another. As each port latches the address inputs on different clock edges, the user reads or writes to any location, regardless of the transaction on the other port. If the ports access the same location when a read follows a write in successive clock cycles, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

Schedule read accesses and write access such that one transaction is initiated on any clock cycle. If both ports are selected on the same K clock rise, the arbitration depends on the previous state of the SRAM. If both ports were deselected, the read port takes priority. If a read was initiated on the previous cycle, the write port takes priority (as read operations cannot be initiated on consecutive cycles). If a write was initiated on the previous cycle, the read port takes priority (as write operations cannot be initiated on consecutive cycles). Therefore, asserting both port selects active from a deselected state results in alternating read or write operations being initiated, with the first access being a read.

## Depth Expansion

The CY7C1311JV18 has a port select input for each port. This enables easy depth expansion. Both port selects are sampled on the rising edge of the positive input clock only (K). Each port select input deselects the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

## Programmable Impedance

Connect an external resistor, RQ, between the ZQ pin on the SRAM and  $V_{SS}$  to enable the SRAM to adjust its output driver impedance. The value of RQ is five times the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of  $\pm 15$  percent is between  $175\Omega$  and  $350\Omega$ , with  $V_{DDQ} = 1.5V$ . The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

## Echo Clocks

Echo clocks are provided on the QDR II to simplify data capture on high speed systems. Two echo clocks are generated by the QDR II. CQ is referenced with respect to C and  $\overline{CQ}$  is referenced with respect to  $\overline{C}$ . These are free running clocks and are synchronized to the output clock of the QDR II. In single clock mode, CQ is generated with respect to K and  $\overline{CQ}$  is generated with respect to  $\overline{K}$ . The timing for the echo clocks is shown in the [Switching Characteristics](#) on page 23.

## DLL

These chips use a DLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the DLL is locked after 1024 cycles of stable clock. The DLL is also reset by slowing or stopping the input clock K and  $\overline{K}$  for a minimum of 30 ns. However, it is not necessary to reset the DLL to lock to the desired frequency. The DLL automatically locks 1024 clock cycles after a stable clock is presented. Disable the DLL by applying ground to the DOFF pin. When the DLL is turned off, the device behaves in QDR I mode (with one cycle latency and a longer access time). For information refer to the application note *DLL Considerations in QDRII/DDRII*.





Figure 1 shows four QDR II used in an application.



The truth table for CY7C1311JV18, CY7C1911JV18, CY7C1313JV18, and CY7C1315JV18 follows. [2, 3, 4, 5, 6, 7]

Operation	K	$\overline{\text{RPS}}$	$\overline{\text{WPS}}$	DQ	DQ	DQ	DQ
Write Cycle: Load address on the rising edge of K; write data on two consecutive $\overline{\text{K}}$ and $\overline{\text{K}}$ rising edges.	L-H	H <sup>[8]</sup>	L <sup>[9]</sup>	D(A) at K(t + 1)↑	D(A + 1) at $\overline{\text{K}}(t + 1)$ ↑	D(A + 2) at K(t + 2)↑	D(A + 3) at $\overline{\text{K}}(t + 2)$ ↑
Read Cycle: Load address on the rising edge of K; wait one and a half cycle; read data on two consecutive $\overline{\text{C}}$ and C rising edges.	L-H	L <sup>[9]</sup>	X	Q(A) at $\overline{\text{C}}(t + 1)$ ↑	Q(A + 1) at C(t + 2)↑	Q(A + 2) at $\overline{\text{C}}(t + 2)$ ↑	Q(A + 3) at C(t + 3)↑
NOP: No Operation	L-H	H	H	D = X Q = High-Z	D = X Q = High-Z	D = X Q = High-Z	D = X Q = High-Z
Standby: Clock Stopped	Stopped	X	X	Previous State	Previous State	Previous State	Previous State

2. X = "Don't Care," H = Logic HIGH, L = Logic LOW,  $\uparrow$  represents rising edge.
3. Device powers up deselected with the outputs in a tri-state condition.
4. "A" represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A + 3 represents the address sequence in the burst.
5. "t" represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the "t" clock cycle.
6. Data inputs are registered at K and  $\bar{K}$  rising edges. Data outputs are delivered on C and  $\bar{C}$  rising edges, except when in single clock mode.
7. It is recommended that K =  $\bar{K}$  and C =  $\bar{C}$  = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
8. If this signal was LOW to initiate the previous cycle, this signal becomes a "Don't Care" for this operation.
9. This signal was HIGH on previous K clock rise. Initiating consecutive read or write operations on consecutive K clock rises is not permitted. The device ignores the second read or write request.

## Write Cycle Descriptions

The write cycle description table for CY7C1311JV18 and CY7C1313JV18 follows. [2, 10]

$\overline{\text{BWS}}_0$ / $\overline{\text{NWS}}_0$	$\overline{\text{BWS}}_1$ / $\overline{\text{NWS}}_1$	K	$\overline{\text{K}}$	Comments
L	L	L-H	–	During the data portion of a write sequence: CY7C1311JV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device. CY7C1313JV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	–	L-H	During the data portion of a write sequence: CY7C1311JV18 – both nibbles ( $D_{[7:0]}$ ) are written into the device. CY7C1313JV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	H	L-H	–	During the data portion of a write sequence: CY7C1311JV18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1313JV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
L	H	–	L-H	During the data portion of a write sequence: CY7C1311JV18 – only the lower nibble ( $D_{[3:0]}$ ) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1313JV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
H	L	L-H	–	During the data portion of a write sequence: CY7C1311JV18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1313JV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
H	L	–	L-H	During the data portion of a write sequence: CY7C1311JV18 – only the upper nibble ( $D_{[7:4]}$ ) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1313JV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
H	H	L-H	–	No data is written into the devices during this portion of a write operation.
H	H	–	L-H	No data is written into the devices during this portion of a write operation.

## Write Cycle Descriptions

The write cycle description table for CY7C1911JV18 follows. [2, 10]

$\overline{\text{BWS}}_0$	K	$\overline{\text{K}}$	Comments
L	L-H	–	During the data portion of a write sequence, the single byte ( $D_{[8:0]}$ ) is written into the device.
L	–	L-H	During the data portion of a write sequence, the single byte ( $D_{[8:0]}$ ) is written into the device.
H	L-H	–	No data is written into the device during this portion of a write operation.
H	–	L-H	No data is written into the device during this portion of a write operation.

### Note

10. Is based on a write cycle that was initiated in accordance with the [Write Cycle Descriptions](#) table.  $\overline{\text{NWS}}_0$ ,  $\overline{\text{NWS}}_1$ ,  $\overline{\text{BWS}}_0$ ,  $\overline{\text{BWS}}_1$ ,  $\overline{\text{BWS}}_2$ , and  $\overline{\text{BWS}}_3$  can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

## Write Cycle Descriptions

The write cycle description table for CY7C1315JV18 follows. [2, 10]

$\overline{\text{BWS}}_0$	$\overline{\text{BWS}}_1$	$\overline{\text{BWS}}_2$	$\overline{\text{BWS}}_3$	K	$\overline{\text{K}}$	Comments
L	L	L	L	L-H	–	During the data portion of a write sequence, all four bytes ( $\text{D}_{[35:0]}$ ) are written into the device.
L	L	L	L	–	L-H	During the data portion of a write sequence, all four bytes ( $\text{D}_{[35:0]}$ ) are written into the device.
L	H	H	H	L-H	–	During the data portion of a write sequence, only the lower byte ( $\text{D}_{[8:0]}$ ) is written into the device. $\text{D}_{[35:9]}$ remains unaltered.
L	H	H	H	–	L-H	During the data portion of a write sequence, only the lower byte ( $\text{D}_{[8:0]}$ ) is written into the device. $\text{D}_{[35:9]}$ remains unaltered.
H	L	H	H	L-H	–	During the data portion of a write sequence, only the byte ( $\text{D}_{[17:9]}$ ) is written into the device. $\text{D}_{[8:0]}$ and $\text{D}_{[35:18]}$ remains unaltered.
H	L	H	H	–	L-H	During the data portion of a write sequence, only the byte ( $\text{D}_{[17:9]}$ ) is written into the device. $\text{D}_{[8:0]}$ and $\text{D}_{[35:18]}$ remains unaltered.
H	H	L	H	L-H	–	During the data portion of a write sequence, only the byte ( $\text{D}_{[26:18]}$ ) is written into the device. $\text{D}_{[17:0]}$ and $\text{D}_{[35:27]}$ remains unaltered.
H	H	L	H	–	L-H	During the data portion of a write sequence, only the byte ( $\text{D}_{[26:18]}$ ) is written into the device. $\text{D}_{[17:0]}$ and $\text{D}_{[35:27]}$ remains unaltered.
H	H	H	L	L-H	–	During the data portion of a write sequence, only the byte ( $\text{D}_{[35:27]}$ ) is written into the device. $\text{D}_{[26:0]}$ remains unaltered.
H	H	H	L	–	L-H	During the data portion of a write sequence, only the byte ( $\text{D}_{[35:27]}$ ) is written into the device. $\text{D}_{[26:0]}$ remains unaltered.
H	H	H	H	L-H	–	No data is written into the device during this portion of a write operation.
H	H	H	H	–	L-H	No data is written into the device during this portion of a write operation.

## IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard 1149.1-2001. The TAP operates using JEDEC standard 1.8V IO logic levels.

### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. Leave TDO unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

### Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin is left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and is connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the [TAP Controller State Diagram](#) on page 15. TDI is internally pulled up and is unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see [Instruction Codes](#) on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and is performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

### TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register is selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in [TAP Controller Block Diagram](#) on page 16. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board level serial test path.

#### Bypass Register

To save time when serially shifting data through registers, skip certain chips. The bypass register is a single-bit register that is placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring.

The [Boundary Scan Order](#) on page 19 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and is shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions](#) on page 18.

### TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in [Instruction Codes](#) on page 18. Do not use three of these instructions that are listed as RESERVED. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, move the TAP controller into the Update-IR state.

#### IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register

between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is given a Test-Logic-Reset state.

#### **SAMPLE Z**

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the Update IR state.

#### **SAMPLE/PRELOAD**

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock only operates at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP then tries to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, stabilize the SRAM signal long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases occurs concurrently when required, that is, while the data captured is shifted out, the preloaded data is shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

#### **EXTEST OUTPUT BUS TRI-STATE**

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit 47. When this scan cell, called the 'extest output bus tri-state', is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.


This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

#### **Reserved**

These instructions are not implemented but are reserved for future use. Do not use these instructions.

## TAP Controller State Diagram

The state diagram for the TAP controller follows. <sup>[11]</sup>




### Note

11. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



## TAP Controller Block Diagram



## TAP Electrical Characteristics

Over the Operating Range [12, 13, 14]

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	1.4		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 µA	1.6		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 µA		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		0.65V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.35V <sub>DD</sub>	V
I <sub>X</sub>	Input and Output Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub>	-5	5	µA

### Notes

12. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the [Electrical Characteristics](#) Table.

13. Overshoot: V<sub>IH</sub>(AC) < V<sub>DDQ</sub> + 0.85V (Pulse width less than t<sub>CYC</sub>/2), Undershoot: V<sub>IL</sub>(AC) > -1.5V (Pulse width less than t<sub>CYC</sub>/2).

14. All Voltage referenced to Ground.

## TAP AC Switching Characteristics


Over the Operating Range <sup>[15, 16]</sup>

Parameter	Description	Min	Max	Unit
$t_{TCYC}$	TCK Clock Cycle Time	50		ns
$t_{TF}$	TCK Clock Frequency		20	MHz
$t_{TH}$	TCK Clock HIGH	20		ns
$t_{TL}$	TCK Clock LOW	20		ns
<b>Setup Times</b>				
$t_{TMSS}$	TMS Setup to TCK Clock Rise	5		ns
$t_{TDIS}$	TDI Setup to TCK Clock Rise	5		ns
$t_{CS}$	Capture Setup to TCK Rise	5		ns
<b>Hold Times</b>				
$t_{TMSH}$	TMS Hold after TCK Clock Rise	5		ns
$t_{TDIH}$	TDI Hold after Clock Rise	5		ns
$t_{CH}$	Capture Hold after Clock Rise	5		ns
<b>Output Times</b>				
$t_{TDOV}$	TCK Clock LOW to TDO Valid		10	ns
$t_{TDOX}$	TCK Clock LOW to TDO Invalid	0		ns

## TAP Timing and Test Conditions

Figure 2 shows the TAP timing and test conditions. <sup>[16]</sup>

**Figure 2. TAP Timing and Test Conditions**



### Notes

15.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.

16. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.

## Identification Register Definitions

Instruction Field	Value				Description
	CY7C1311JV18	CY7C1911JV18	CY7C1313JV18	CY7C1315JV18	
Revision Number (31:29)	000	000	000	000	Version number.
Cypress Device ID (28:12)	11010011011000101	11010011011001101	11010011011010101	11010011011100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	1	Indicates the presence of an ID register.

## Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

## Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

## Boundary Scan Order

Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID
0	6R	28	10G	56	6A	84	2J
1	6P	29	9G	57	5B	85	3K
2	6N	30	11F	58	5A	86	3J
3	7P	31	11G	59	4A	87	2K
4	7N	32	9F	60	5C	88	1K
5	7R	33	10F	61	4B	89	2L
6	8R	34	11E	62	3A	90	3L
7	8P	35	10E	63	1H	91	1M
8	9R	36	10D	64	1A	92	1L
9	11P	37	9E	65	2B	93	3N
10	10P	38	10C	66	3B	94	3M
11	10N	39	11D	67	1C	95	1N
12	9P	40	9C	68	1B	96	2M
13	10M	41	9D	69	3D	97	3P
14	11N	42	11B	70	3C	98	2N
15	9M	43	11C	71	1D	99	2P
16	9N	44	9B	72	2C	100	1P
17	11L	45	10B	73	3E	101	3R
18	11M	46	11A	74	2D	102	4R
19	9L	47	Internal	75	2E	103	4P
20	10L	48	9A	76	1E	104	5P
21	11K	49	8B	77	2F	105	5N
22	10K	50	7C	78	3F	106	5R
23	9J	51	6C	79	1G		
24	9K	52	8A	80	1F		
25	10J	53	7A	81	3G		
26	11J	54	7B	82	2G		
27	11H	55	6B	83	1J		

## Power Up Sequence in QDR II SRAM

Power up and initialize QDR II SRAMs in a predefined manner to prevent undefined operations.


### Power Up Sequence

- Apply power and drive  $\overline{\text{DOFF}}$  either HIGH or LOW (All other inputs are HIGH or LOW).
  - Apply  $V_{\text{DD}}$  before  $V_{\text{DDQ}}$ .
  - Apply  $V_{\text{DDQ}}$  before  $V_{\text{REF}}$  or at the same time as  $V_{\text{REF}}$ .
  - Drive  $\overline{\text{DOFF}}$  HIGH.
- Provide stable  $\overline{\text{DOFF}}$  (HIGH), power and clock (K,  $\bar{K}$ ) for 1024 cycles to lock the DLL.

### DLL Constraints

- DLL uses K clock as its synchronizing input. The input has low phase jitter, which is specified as  $t_{\text{KC Var}}$ .
- The DLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the DLL is enabled, then the DLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 1024 cycles stable clock to relock to the desired clock frequency.

**Figure 3. Power Up Waveforms**



## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with Power Applied.. -55°C to +125°C

Supply Voltage on  $V_{DD}$  Relative to GND ..... -0.5V to +2.9V

Supply Voltage on  $V_{DDQ}$  Relative to GND..... -0.5V to + $V_{DD}$

DC Applied to Outputs in High-Z ..... -0.5V to  $V_{DDQ} + 0.3V$

DC Input Voltage <sup>[13]</sup> ..... -0.5V to  $V_{DD} + 0.3V$

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage (MIL-STD-883, M. 3015).. > 2001V

Latch-up Current ..... > 200 mA

## Operating Range

Range	Ambient Temperature ( $T_A$ )	$V_{DD}$ <sup>[17]</sup>	$V_{DDQ}$ <sup>[17]</sup>
Commercial	0°C to +70°C	1.8 ± 0.1V	1.4V to $V_{DD}$
Industrial	-40°C to +85°C		

## Electrical Characteristics

### DC Electrical Characteristics

Over the Operating Range <sup>[14]</sup>

Parameter	Description	Test Conditions			Min	Typ	Max	Unit	
V <sub>DD</sub>	Power Supply Voltage				1.7	1.8	1.9	V	
V <sub>DDQ</sub>	IO Supply Voltage				1.4	1.5	V <sub>DD</sub>	V	
V <sub>OH</sub>	Output HIGH Voltage	Note 18			V <sub>DDQ</sub> /2 – 0.12		V <sub>DDQ</sub> /2 + 0.12	V	
V <sub>OL</sub>	Output LOW Voltage	Note 19			V <sub>DDQ</sub> /2 – 0.12		V <sub>DDQ</sub> /2 + 0.12	V	
V <sub>OH(LOW)</sub>	Output HIGH Voltage	I <sub>OH</sub> = –0.1 mA, Nominal Impedance			V <sub>DDQ</sub> – 0.2		V <sub>DDQ</sub>	V	
V <sub>OL(LOW)</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA, Nominal Impedance			V <sub>SS</sub>		0.2	V	
V <sub>IH</sub>	Input HIGH Voltage				V <sub>REF</sub> + 0.1		V <sub>DDQ</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage				–0.3		V <sub>REF</sub> – 0.1	V	
I <sub>X</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>			–5		5	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub> , Output Disabled			–5		5	μA	
V <sub>REF</sub>	Input Reference Voltage <sup>[20]</sup>	Typical Value = 0.75V			0.68		0.75	0.95	V
I <sub>DD</sub> <sup>[21]</sup>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max, I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	300 MHz	(x8)			730	mA	
				(x9)			735		
				(x18)			790		
				(x36)			895		
			250 MHz	(x8)			665	mA	
				(x9)			675		
				(x18)			705		
				(x36)			830		
I <sub>SB1</sub>	Automatic Power down Current	Max V <sub>DD</sub> , Both Ports Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> f = f <sub>MAX</sub> = 1/t <sub>CYC</sub> , Inputs Static	300 MHz	(x8)			265	mA	
				(x9)			275		
				(x18)			325		
				(x36)			435		
			250 MHz	(x8)			250	mA	
				(x9)			250		
				(x18)			290		
				(x36)			325		

### Notes

17. Power up: Assumes a linear ramp from 0V to  $V_{DD}(\text{min})$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} < V_{DD}$ .

18. Output are impedance controlled.  $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$  for values of 175 ohms ≤ RQ ≤ 350 ohms.

19. Output are impedance controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175 ohms ≤ RQ ≤ 350 ohms.

20.  $V_{REF}(\text{min}) = 0.68V$  or  $0.46V_{DDQ}$ , whichever is larger,  $V_{REF}(\text{max}) = 0.95V$  or  $0.54V_{DDQ}$ , whichever is smaller.

21. The operation current is calculated with 50% read cycle and 50% write cycle.

## AC Electrical Characteristics

Over the Operating Range <sup>[13]</sup>

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage		V <sub>REF</sub> + 0.2	–	–	V
V <sub>IL</sub>	Input LOW Voltage		–	–	V <sub>REF</sub> – 0.2	V

## Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>DD</sub> = 1.8V, V <sub>DDQ</sub> = 1.5V	5	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	pF
C <sub>O</sub>	Output Capacitance		7	pF

## Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	18.7	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		4.5	°C/W

**Figure 4. AC Test Loads and Waveforms**



### Notes

22. Unless otherwise noted, test conditions are based on signal transition time of 2V/ns, timing reference levels of 0.75V, V<sub>ref</sub> = 0.75V, R<sub>Q</sub> = 250Ω, V<sub>DDQ</sub> = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of [AC Test Loads and Waveforms](#).



## Switching Characteristics

Over the Operating Range [22, 23]

Cypress Parameter	Consortium Parameter	Description	300 MHz		250 MHz		Unit
			Min	Max	Min	Max	
t <sub>POWER</sub>		V <sub>DD</sub> (Typical) to the First Access [24]	1		1		ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K Clock and C Clock Cycle Time	3.3	8.4	4.0	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input Clock (K/ $\bar{K}$ ; C/ $\bar{C}$ ) HIGH	1.32	–	1.6	–	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input Clock (K/ $\bar{K}$ ; C/ $\bar{C}$ ) LOW	1.32	–	1.6	–	ns
t <sub>KHKH</sub>	t <sub>KHKH</sub>	K Clock Rise to $\bar{K}$ Clock Rise and C to $\bar{C}$ Rise (rising edge to rising edge)	1.49	–	1.8	–	ns
t <sub>KHCH</sub>	t <sub>KHCH</sub>	K/ $\bar{K}$ Clock Rise to C/ $\bar{C}$ Clock Rise (rising edge to rising edge)	0	1.45	0	1.8	ns
<b>Setup Times</b>							
t <sub>SA</sub>	t <sub>AVKH</sub>	Address Setup to K Clock Rise	0.4	–	0.5	–	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control Setup to Clock (K, $\bar{K}$ ) Rise ( $\overline{RPS}$ , $\overline{WPS}$ )	0.4	–	0.5	–	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	Double Data Rate Control Setup to Clock (K, $\bar{K}$ ) Rise ( $\overline{BWS}_0$ , $\overline{BWS}_1$ , $\overline{BWS}_2$ , $\overline{BWS}_3$ )	0.3	–	0.35	–	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	D <sub>[X:0]</sub> Setup to Clock (K/ $\bar{K}$ ) Rise	0.3	–	0.35	–	ns
<b>Hold Times</b>							
t <sub>HA</sub>	t <sub>KHAX</sub>	Address Hold after Clock (K/ $\bar{K}$ ) Rise	0.4	–	0.5	–	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control Hold after Clock (K/ $\bar{K}$ ) Rise ( $\overline{RPS}$ , $\overline{WPS}$ )	0.4	–	0.5	–	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Double Data Rate Control Hold after Clock (K/ $\bar{K}$ ) Rise ( $\overline{BWS}_0$ , $\overline{BWS}_1$ , $\overline{BWS}_2$ , $\overline{BWS}_3$ )	0.3	–	0.35	–	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	D <sub>[X:0]</sub> Hold after Clock (K/ $\bar{K}$ ) Rise	0.3	–	0.35	–	ns
<b>Output Times</b>							
t <sub>CO</sub>	t <sub>CHQV</sub>	C/ $\bar{C}$ Clock Rise (or K/ $\bar{K}$ in single clock mode) to Data Valid	–	0.45	–	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data Output Hold after Output C/ $\bar{C}$ Clock Rise (Active to Active)	–0.45	–	–0.45	–	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	C/ $\bar{C}$ Clock Rise to Echo Clock Valid	–	0.45	–	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo Clock Hold after C/ $\bar{C}$ Clock Rise	–0.45	–	–0.45	–	ns
t <sub>CQD</sub>	t <sub>CQHCV</sub>	Echo Clock High to Data Valid		0.27		0.30	ns
t <sub>CQDOH</sub>	t <sub>CQHCVX</sub>	Echo Clock High to Data Invalid	–0.27	–	–0.30	–	ns
t <sub>CQH</sub>	t <sub>CQHCVL</sub>	Output Clock (CQ/ $\bar{CQ}$ ) HIGH [25]	1.24	–	1.55	–	ns
t <sub>CQHCVH</sub>	t <sub>CQHCVH</sub>	CQ Clock Rise to $\bar{CQ}$ Clock Rise (rising edge to rising edge) [25]	1.24	–	1.55	–	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (C and $\bar{C}$ ) Rise to High-Z (Active to High-Z) [26, 27]	–	0.45	–	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (C and $\bar{C}$ ) Rise to Low-Z [26, 27]	–0.45	–	–0.45	–	ns
<b>DLL Timing</b>							
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock Phase Jitter	–	0.20	–	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	DLL Lock Time (K, C)	1024	–	1024	–	Cycles
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K Static to DLL Reset	30		30		ns

### Notes

23. When a part with a maximum frequency above 250 MHz is operating at a lower clock frequency, it requires the input timing of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.

24. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD</sub> minimum initially before a read or write operation can be initiated.


25. These parameters are extrapolated from the input timing parameters (t<sub>KHKH</sub> - 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (t<sub>KC Var</sub>) is already included in the t<sub>KHKH</sub>). These parameters are only guaranteed by design and are not tested in production.

26. t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in (b) of [AC Test Loads and Waveforms](#). Transition is measured  $\pm 100$  mV from steady-state voltage.

27. At any voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CO</sub>.

## Switching Waveforms

Figure 5. Read/Write/Deselect Sequence [28, 29, 30]



### Notes

28. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.

29. Outputs are disabled (High-Z) one clock cycle after a NOP.

30. In this example, if address A2 = A1, then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.


## Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit [www.cypress.com](http://www.cypress.com) for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
300	CY7C1311JV18-300BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1911JV18-300BZC			
	CY7C1313JV18-300BZC			
	CY7C1315JV18-300BZC			
	CY7C1311JV18-300BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1911JV18-300BZXC			
	CY7C1313JV18-300BZXC			
	CY7C1315JV18-300BZXC			
	CY7C1311JV18-300BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1911JV18-300BZI			
	CY7C1313JV18-300BZI			
	CY7C1315JV18-300BZI			
	CY7C1311JV18-300BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1911JV18-300BZXI			
	CY7C1313JV18-300BZXI			
	CY7C1315JV18-300BZXI			
250	CY7C1311JV18-250BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1911JV18-250BZC			
	CY7C1313JV18-250BZC			
	CY7C1315JV18-250BZC			
	CY7C1311JV18-250BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1911JV18-250BZXC			
	CY7C1313JV18-250BZXC			
	CY7C1315JV18-250BZXC			
	CY7C1311JV18-250BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1911JV18-250BZI			
	CY7C1313JV18-250BZI			
	CY7C1315JV18-250BZI			
	CY7C1311JV18-250BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1911JV18-250BZXI			
	CY7C1313JV18-250BZXI			
	CY7C1315JV18-250BZXI			

## Package Diagram

Figure 6. 165-Ball FBGA (13 x 15 x 1.40 mm), 51-85180



## Document History Page

Document Title: CY7C1311JV18/CY7C1911JV18/CY7C1313JV18/CY7C1315JV18, 18-Mbit QDR® II SRAM 4-Word Burst Architecture Document Number: 001-12562				
REVISION	ECN	ORIG. OF CHANGE	SUBMISSION DATE	DESCRIPTION OF CHANGE
**	808457	VKN	See ECN	New data sheet
*A	1423164	VKN/AESA	See ECN	Converted from preliminary to final Removed 250MHz and 200MHz Updated I <sub>DD</sub> /I <sub>SB</sub> specs Changed DLL minimum operating frequency from 80MHz to 120MHz Changed t <sub>CYC</sub> max spec to 8.4ns
*B	2189567	VKN/AESA	See ECN	Minor Change-Moved to the external web
*C	2561974	VKN/PYRS	09/04/08	Changed Ambient Temperature with Power Applied from “-10°C to +85°C” to “-55°C to +125°C” in the “Maximum Ratings “ on page 21, Updated power up sequence waveform and its description, Added footnote #21 related to I <sub>DD</sub> . Changed Θ <sub>JA</sub> spec from 28.51 to 18.7, Changed Θ <sub>JC</sub> spec from 5.91 to 4.5, Changed JTAG ID [31:29] from 001 to 000, Added 250MHz speed bin.
*D	2748221	NJY	08/04/09	Updated package diagram Post to external web

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [cypress.com/sales](http://cypress.com/sales).

### Products

PSoC	<a href="http://psoc.cypress.com">psoc.cypress.com</a>
Clocks & Buffers	<a href="http://clocks.cypress.com">clocks.cypress.com</a>
Wireless	<a href="http://wireless.cypress.com">wireless.cypress.com</a>
Memories	<a href="http://memory.cypress.com">memory.cypress.com</a>
Image Sensors	<a href="http://image.cypress.com">image.cypress.com</a>

© Cypress Semiconductor Corporation, 2007-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and/or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.