

OptiMOS®2 Power-Transistor



Feature

- Ideal for high-frequency dc/dc converters
- n-Channel
- Logic Level
- Excellent Gate Charge x $R_{DS(on)}$ product (FOM)
- Low On-Resistance $R_{DS(on)}$
- Superior thermal resistance
- 175°C operating temperature
- dv/dt rated

Product Summary

V_{DS}	25	V
$R_{DS(on)}$	12.8	mΩ
I_D	30	A

P- TO251 -3-1



Type	Package	Ordering Code	Marking
IPU13N03LA	P- TO251 -3-1	Q67042-S4160	13N03LA

Maximum Ratings, at $T_j = 25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Value	Unit
Continuous drain current $T_C=25\text{ °C}^1)$ $T_C=100\text{ °C}$	I_D	30 30	A
Pulsed drain current $T_C=25\text{ °C}^2)$	$I_{D\text{ puls}}$	210	
Avalanche energy, single pulse $I_D=30\text{ A}$, $V_{DD}=25\text{ V}$, $R_{GS}=25\text{ Ω}$	E_{AS}	60	mJ
Reverse diode dv/dt $I_S=30\text{ A}$, $V_{DS}=20\text{ V}$, $dI/dt=200\text{ A/μs}$, $T_{jmax}=175\text{ °C}$	dv/dt	6	kV/μs
Gate source voltage ³⁾	V_{GS}	±20	V
Power dissipation $T_C=25\text{ °C}$	P_{tot}	47	W
Operating and storage temperature	T_j, T_{stg}	-55... +175	°C
IEC climatic category; DIN IEC 68-1		55/175/56	

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Thermal Characteristics					
Thermal resistance, junction - case	R_{thJC}	-	-	3.2	K/W
Thermal resistance, junction - ambient, leaded	R_{thJA}	-	-	100	
SMD version, device on PCB:	R_{thJA}				
@ min. footprint		-	-	75	
@ 6 cm ² cooling area ⁴⁾		-	-	50	

Electrical Characteristics, at $T_j = 25^\circ\text{C}$, unless otherwise specified

Static Characteristics

Drain-source breakdown voltage $V_{GS}=0\text{V}$, $I_D=1\text{mA}$	$V_{(BR)DSS}$	25	-	-	V
Gate threshold voltage, $V_{GS} = V_{DS}$ $I_D = 20 \mu\text{A}$	$V_{GS(th)}$	1.2	1.6	2	
Zero gate voltage drain current $V_{DS}=25\text{V}$, $V_{GS}=0\text{V}$, $T_j=25^\circ\text{C}$ $V_{DS}=25\text{V}$, $V_{GS}=0\text{V}$, $T_j=150^\circ\text{C}$	I_{DSS}	-	0.1	1	μA
		-	10	100	-
Gate-source leakage current $V_{GS}=20\text{V}$, $V_{DS}=0\text{V}$	I_{GSS}	-	10	100	nA
Drain-source on-state resistance $V_{GS}=4.5\text{V}$, $I_D=20\text{A}$	$R_{DS(on)}$	-	17.5	21.9	m Ω
Drain-source on-state resistance $V_{GS}=10\text{V}$, $I_D=30\text{A}$	$R_{DS(on)}$	-	10.7	12.8	
Gate resistance	R_G	-	0.9	-	Ω

¹Current limited by bondwire; with a $R_{thJC} = 3.2\text{K/W}$ the chip is able to carry $I_D = 47\text{A}$.

²See figure 3.

³ $T_{jmax}=150^\circ\text{C}$ for $V_{GS}<-5\text{V}$

⁴Device on 40mm*40mm*1.5mm epoxy PCB FR4 with 6cm² (one layer, 70 μm thick) copper area for drain connection. PCB is vertical without blown air.

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Characteristics						
Transconductance	g_{fs}	$V_{DS} \geq 2 \cdot I_D \cdot R_{DS(ON)max}$ $I_D = 30A$	19	38	-	S
Input capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 15V,$ $f = 1MHz$	-	857	1139	pF
Output capacitance	C_{oss}		-	387	514	
Reverse transfer capacitance	C_{rss}		-	69	104	
Turn-on delay time	$t_{d(ON)}$	$V_{DD} = 15V, V_{GS} = 10V,$ $I_D = 15A,$ $R_G = 2.7\Omega$	-	6.6	9.9	ns
Rise time	t_r		-	14.5	22	
Turn-off delay time	$t_{d(OFF)}$		-	18.4	27.6	
Fall time	t_f		-	3.4	5.1	

Gate Charge Characteristics

Gate to source charge	Q_{gs}	$V_{DD} = 15V, I_D = 15A$	-	2.4	3.2	nC
Gate charge at threshold	$Q_{G(th)}$		-	1.3	2	
Gate to drain charge	Q_{gd}		-	2.6	3.9	
Switching Charge ¹⁾	Q_{sw}		-	3.7	5.6	
Gate charge total	Q_g	$V_{DD} = 15V, I_D = 15A,$ $V_{GS} = 0 \text{ to } 5V$	-	8.2	10.6	
Output charge	Q_{oss}	$V_{DS} = 15V, I_D = 15A,$ $V_{GS} = 0V$	-	8.2	10.6	
Gate Charge total, Sync. FET	$Q_{g(sync)}$	$V_{GS} = 0 \text{ to } 5V,$ $V_{DS} = 0.1V$	-	6.7	8.9	
Gate plateau voltage	$V_{(plateau)}$	$V_{DD} = 15V, I_D = 15A$	-	3	-	V


Reverse Diode

Inverse diode continuous forward current	I_S	$T_C = 25^\circ C$	-	-	30	A
Inv. diode direct current, pulsed	I_{SM}		-	-	210	
Inverse diode forward voltage	V_{SD}	$V_{GS} = 0V, f = 30A$	-	1	1.3	V
Reverse recovery charge	Q_{rr}	$V_R = -V, I_F = I_S,$ $di_F/dt = 400A/\mu s$	-	-	<10	nC

¹See figure 16

1 Power dissipation


$$P_{\text{tot}} = f(T_C)$$



2 Drain current

$$I_D = f(T_C)$$


parameter: $V_{GS} \geq 10 \text{ V}$



3 Safe operating area

$$I_D = f(V_{DS})$$


parameter: $D = 0$, $T_C = 25 \text{ °C}$



4 Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$


parameter: $D = t_p / T$



5 Typ. output characteristic

$$I_D = f(V_{DS}); T_j = 25^\circ\text{C}$$


parameter: $t_p = 80 \mu\text{s}$



6 Typ. drain-source on resistance

$$R_{DS(on)} = f(I_D)$$


parameter: V_{GS}



7 Typ. transfer characteristics

$$I_D = f(V_{GS}); V_{DS} \geq 2 \times I_D \times R_{DS(on)max}$$


parameter: $t_p = 80 \mu\text{s}$



8 Typ. forward transconductance

$$g_{fs} = f(I_D); T_j = 25^\circ\text{C}$$


parameter: g_{fs}



9 Drain-source on-state resistance

$$R_{DS(on)} = f(T_j)$$


parameter: $I_D = 30\text{ A}$, $V_{GS} = 10\text{ V}$



10 Typ. gate threshold voltage

$$V_{GS(th)} = f(T_j)$$


parameter: $V_{GS} = V_{DS}$



11 Typ. capacitances

$$C = f(V_{DS})$$


parameter: $V_{GS} = 0\text{ V}$, $f = 1\text{ MHz}$



12 Forward character. of reverse diode

$$I_F = f(V_{SD})$$


parameter: T_j , $t_p = 80\text{ }\mu\text{s}$



13 Typ. avalanche energy

$$E_{AS} = f(T_j)$$


par.: $I_D = 30\text{ A}$, $V_{DD} = 25\text{ V}$, $R_{GS} = 25\ \Omega$



14 Typ. gate charge


$$V_{GS} = f(Q_{Gate})$$

parameter: $I_D = 15\text{ A}$ pulsed




15 Drain-source breakdown voltage

$$V_{(BR)DSS} = f(T_j)$$



16 Gate Charge Waveforms

$V_{GS}=5\text{ V}$, $V_{DS}=15\text{ V}$



Published by
Infineon Technologies AG,
Bereichs Kommunikation
St.-Martin-Strasse 53,
D-81541 München
© Infineon Technologies AG 1999
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances.

For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.