intel

8212 8-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current .25mA Max.
- **■** Three State Outputs
- Outputs Sink 15mA

- 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or 8085A CPU
 - Asynchronous Register Clear
 - Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
 - Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.




Figure 1. Logic Diagram

Figure 2. Pin Configuration



FUNCTIONAL DESCRIPTION

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The latched data is cleared by an asynchronous reset input $(\overline{\text{CLR}})$. (Note: Clock (C) Overrides Reset $(\overline{\text{CLR}})$.)

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state)

The high-impedance state allows the designer to connect the 8212 directly onto the microprocessor bi-directional data bus.

Control Logic

The 8212 has control inputs $\overline{DS1}$, DS2, MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop.

DS1, D\$2 (Device Select)

These 2 inputs are used for device selection. When DS1 is low and DS2 is high (DS1 - DS2) the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic (DS1 + DS2).

When MD is low (input mode) the output buffer state is determined by the device selection logic ($\overline{DS1} \cdot DS2$) and the source of clock (C) to the data latch is the STB Strobe input.

STB (Strobe)


This input is used as the clock (C) to the data latch for the input mode MD=0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

Service Request Flip-Flop

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic (DS1 - DS2). The output of the "NOR" gate (INT) is active low (interrupting state) for connection to active low input priority generating circuits





ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias Plastic 0°C to +70°C
Storage Temperature65°C to +160°C
All Output or Supply Voltages0.5 to +7 Volts
All Input Voltages1.0 to 5.5 Volts
Output Currents 100mA

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^{\circ}C$ to $+75^{\circ}C$, $V_{CC} = +5V \pm 5\%$)


Symbol	Parameter	Limits				
		Min.	Typ.	Max.	Unit	Test Conditions
1F	Input Load Current, ACK, DS2, CR, DI1-DI8 Inputs			25	mA	VF = .45V
İF	input Load Current MD Input			75	mA	VF = .45V
lF	Input Load Current DS; Input			-1.0	mA	VF = .45V
la	Input Leakage Current, ACK, DS, CR, DI ₁ -DI ₈ Inputs			10	μΑ	VR ≤ VCC
l _R	Input Leakage Current MO Input			30	μΑ	VR ≤ VCC
l _R	Input Leakage Current DS ₁ Input			40	μΑ	VR ≤ VCC
Vc	Input Forward Voltage Clamp			-1	V	Ic = -5mA
VIL	Input "Low" Voltage			.85	V	
ViH	Input "High" Voltage	2.0			V	
Vol	Output "Low" Voitage			.45	V	IOL = 15mA
Voн	Output "High" Voltage	3.65	4.0		V	10H = -1mA
lsc	Short Circuit Output Current	-15		-75	mA	Vo = 0V. Vcc = 5V
1101	Output Leakage Current High Impedance State			20	μА	V _O = .45V/5.25V
lcc	Power Supply Current		90	130	mA	

$\begin{array}{ll} \textbf{CAPACITANCE*} & (F = 1 \text{MHz}, \, V_{\text{BIAS}} = 2.5 \text{V}, \\ V_{\text{CC}} = +5 \text{V}, \, T_{\text{A}} = 25 ^{\circ} \text{C}) \end{array}$

Symbol	Test	Limits		
	। एक्स	Тур.	Max.	
CIN	DS ₁ MD Input Capacitance	9pF	12pF	
	DS ₂ , CLR, STB, DI ₁ -DI ₈ Input Capacitance	5pF	9pF	
Cour	DO1-DO8 Output Capacitance	8pF	12pF	

^{*}This parameter is sampled and not 100% tested.

A.C. TESTING LOAD CIRCUIT



SWITCHING CHARACTERISTICS

Conditions of Test

Input Pulse Amplitude = 2.5V Input Rise and Fall Times 5ns Between 1V and 2V Measurements made at 1.5V with 15mA and 30pF Test Load

NOTE:

1.	Test	Cr.	R ₁	A ₂
- {	tpp. twe. tr. ts. tc	30pF	300n	600Ω
- }	IE, ENABLEI	30pF	10 Κ Ω	1ΚΩ
	te, ENABLE I	30pF	300Ω	600U
- 1	te, DISABLET	5pF	300Ω	600Ω
	te, DISABLEI	5pF	10KΩ	1ΚΩ

^{*}Includes probe and jig capacitance.



A.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = +5V \pm 5\%)$

Symbol	Parameter		Limits			Took Condition
		Min.	Тур.	Max.	Unit	Test Conditions
tpw	Pulse Width	30			ns	
tPD	Data to Output Delay			30	กร	Note 1
twE	Write Enable to Output Delay			40	ns	Note 1
tset	Data Set Up Time	15			ns	
tн	Data Hold Time	20			กร	
tR	Reset to Output Delay			40	ns	Note 1
ts	Set to Output Delay			30	ns	Note 1
te	Output Enable/Disable Time			45	ns	Note 1
tc	Clear to Output Delay			55	ns	Note 1

APPLICATIONS

Basic Schematic Symbols

Two examples of ways to draw the 8212 on system schematics—(1) the top being the detailed view showing pin numbers, and (2) the bottom being the symbolic view showing the system input or output as a system bus (bus containing 8 parallel lines). The output to the data bus is symbolic in referencing 8 parallel lines.




Figure 3. Basic Schematic Symbols

Gated Buffer (3-State)

The simplest use of the 8212 is that of a gated buffer. By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic DS1 and DS2.

When the device selection logic is false, the outputs are 3-state

When the device selection logic is true, the input data from the system is directly transferred to the output. The input data load is 250 micro amps. The output data can sink 15 milli amps. The minimum high output is 3.65 volts.




Figure 4. Gated Buffer