

MITSUBISHI LSI's M5M5258AP, AJ-25, -30

262144-BIT(65536-WORD BY 4-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M5258A is a family of 65536 word by 4-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time M5M5258AP, AJ-25 . . . 25 ns (max)
M5M5258AP, AJ-30 . . . 30 ns (max)
- Low power dissipation Active 300 mW (typ)
Stand by 5mW (typ)
- Power down by $\bar{S}$
- Single 5V power supply
- Fully static operation
Requires neither external clock nor refreshing
- All inputs and output are directly TTL compatible
- Easy memory expansion by chip-select ($\bar{S}$) input

APPLICATION


High-speed memory systems

FUNCTION

A write operation is executed during the $\bar{S}$ low and $\bar{W}$ low overlap time. In this period, address signals must be stable. When $\bar{W}$ is low, the DQ terminal is maintained in the high impedance state.

In a read operation, after setting $\bar{W}$ to high, and $\bar{S}$ to low if the address signals are stable, the data is available at the

PIN CONFIGURATION (TOP VIEW)




Outline 24P4Y (DIP)
24P0J (SOJ)

DQ terminal.

When $\bar{S}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Signal $\bar{S}$ controls the power-down feature. When $\bar{S}$ goes high, power dissipation is reduced extremely. The access time from $\bar{S}$ is equivalent to the address access time.

BLOCK DIAGRAM



262144-BIT(65536-WORD BY 4-BIT)CMOS STATIC RAM

MODE SELECTION

$\bar{S}$	$\bar{W}$	Mode	Data I/O	I_{CC}
H	X	Non selection	High-impedance	Standby
L	L	Write	D _{IN}	Active
L	H	Read	D _{OUT}	Active

H: V_{IH} L: V_{IL} X: V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
V_{CC}	Supply voltage	With respect to GND	$-3.5 \sim 7$	V
V_I	Input voltage		$-3.5 \sim 7$	V
V_O	Output voltage		$-3.5 \sim 7$	V
P_d	Maximum power dissipation		1	W
T_{opr}	Operating temperature		$0 \sim 70$	$^{\circ}\text{C}$
$T_{stg}(\text{bias})$	Storage temperature (bias)		$-10 \sim 85$	$^{\circ}\text{C}$
T_{stg}	Storage temperature		$-65 \sim 150$	$^{\circ}\text{C}$

* Pulse width ≤ 20 ns, In case of DC: -0.5V

DC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High-level input voltage		2.4		$V_{CC} + 0.3$	V
V_{IL}	Low-level input voltage		-0.5^*		0.6	V
V_{OH}	High-level output voltage	$I_{OH} = -4\text{mA}$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL} = 8\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			2	μA
$ I_{OZ} $	Off-state output current	$V_I(\bar{S}) = V_{IH}$, $V_O = 0 \sim V_{CC}$			10	μA
I_{CC1}	Supply current from V_{CC}	$V_I(\bar{S}) = V_{IL}$	AC (minimum cycle)		120	mA
		Output open	DC		60	
I_{CC2}	Stand by current	$V_I(\bar{S}) = V_{IH}$	AC (minimum cycle)		40	mA
		Other $V_I \geq V_{IH}$ or $\leq V_{IL}$			30	
I_{CC3}	Stand by current	$V_I(\bar{S}) = V_{CC} - 0.2\text{V}$ Other $V_I \leq 0.2\text{V}$ or $V_I \geq V_{CC} - 0.2\text{V}$		1	10	mA

Note 1. Current flow into an IC is positive, out is negative.

* -3.0V in case of AC (Pulse width $\leq 20\text{ns}$)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C_I	Input capacitance	$V_I = \text{GND}$, $V_I = 25\text{mVrms}$, $f = 1\text{MHz}$			5	pF
C_O	Output capacitance	$V_O = \text{GND}$, $V_O = 25\text{mVrms}$, $f = 1\text{MHz}$			7	pF

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels $V_{IH} = 3\text{V}$, $V_{IL} = 0\text{V}$

Input rise and fall time 3ns

Input timing reference level

..... $V_{IH} = 2.4\text{V}$, $V_{IL} = 0.6\text{V}$

Output timing reference level

..... $V_{OH} = 2.0\text{V}$, $V_{OL} = 0.8\text{V}$

Output loads Fig. 1, Fig. 2




Fig. 1 Output load




Fig. 2 Output load for t_{en} , t_{dis}


262144-BIT(65536-WORD BY 4-BIT) CMOS STATIC RAM

(2) READ CYCLE


Symbol	Parameter	Limits						Unit
		M5M5258A-25			M5M5258A-30			
		Min	Typ	Max	Min	Typ	Max	
t _C (R)	Read cycle time	25			30			ns
t _a (A)	Address access time			25			30	ns
t _a (S)	Chip select access time			25			30	ns
t _v (A)	Data valid time after address	5			5			ns
t _{en} (S)	Chip selection to output active	5			5			ns
t _{dis} (S)	Output disable time from CS	0		15	0		15	ns
t _{PU}	Power-up time after chip selection	0			0			ns
t _{PD}	Power down time after chip deselection			25			30	ns

(3) TIMING DIAGRAMS FOR READ CYCLE

Read cycle 1



Read cycle 2 (Note 2)




262144-BIT(65536-WORD BY 4-BIT)CMOS STATIC RAM

(4) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		M5M5258A-25			M5M5258A-30			
		Min	Typ	Max	Min	Typ	Max	
t _{c(w)}	Write cycle time	25			30			ns
t _{su(s)}	Chip select setup time	20			25			ns
t _{su(A)1}	Address setup time (W)	0			0			ns
t _{su(A)2}	Address setup time (S)	0			0			ns
t _{w(w)}	Write pulse width	20			25			ns
t _{rec(w)}	Write recovery time	0			0			ns
t _{su(D)}	Data setup time	15			20			ns
t _{h(D)}	Data hold time	0			0			ns
t _{dis(w)}	Output disable time from W	0		10	0		12	ns
t _{en(w)}	Output enable time from W	0			0			ns
t _{su(A-$\bar{W}$)}	Address to $\bar{W}$ high	20			25			ns


(5) TIMING DIAGRAMS FOR WRITE CYCLE

Write cycle 1 ($\bar{W}$ control mode)



262144-BIT(65536-WORD BY 4-BIT)CMOS STATIC RAM

Write cycle 2 ($\bar{S}$ control mode)



Note 4. Hatching indicates the state is don't care.

5. When the falling edge of $\bar{W}$ is simultaneous or prior to the falling edge of $\bar{S}$, the output is maintained in the high impedance.