TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

1,048,576-WORD BY 16-BIT/2,097,152-WORD BY 8-BIT FULL CMOS STATIC RAM

DESCRIPTION

The TC55VBM416AFTN is a 16,777,216-bit static random access memory (SRAM) organized as 1,048,576 words by 16 bits/2,097,152 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 0.9 μA standby current (at V_{DD} = 3 V, Ta = 25°C, typical) when chip enable ($\overline{CE1}$) is asserted high or (CE2) is asserted low. There are three control inputs. $\overline{CE1}$ and CE2 are used to select the device and for data retention control, and output enable ($\overline{OE}$) provides fast memory access. Data byte control pin ($\overline{LB}$, $\overline{UB}$) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of −40° to 85°C, the TC55VBM416AFTN can be used in environments exhibiting extreme temperature conditions. The TC55VBM416AFTN is available in a plastic 48-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation
  Operating: 9 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.6 V
- Power down features using $\overline{CE1}$ and CE2
- Data retention supply voltage of 1.5 to 3.6 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of −40° to 85°C
- Standby Current (maximum):

3.6 V	15 μA
3.0 V	8 μA

- Access Times (maximum):

Access Time	55 ns
$\overline{CE1}$ Access Time	55 ns
CE2 Access Time	55 ns
$\overline{OE}$ Access Time	30 ns

- Package:
  TSOP   48-P-1220-0.50   (Weight:0.51 g typ)

### PIN ASSIGNMENT (TOP VIEW)

48 PIN TSOP

(Normal)

PIN NAMES

A0~A19	Address Inputs (Word Mode)
A-1~A19	Address Inputs (Byte Mode)
$\overline{CE1}$, CE2	Chip Enable
R/W	Read/Write Control
$\overline{OE}$	Output Enable
$\overline{LB}$, $\overline{UB}$	Data Byte Control
I/O1~I/O16	Data Inputs/Outputs
$\overline{BYTE}$	Word/Byte Mode Select
V_{DD}	Power
GND	Ground
NC	No Connection
OP*	Option

*: OP pin must be open or connected to GND.

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Pin Name	A15	A14	A13	A12	A11	A10	A9	A8	A19	NC	R/W	CE2	OP	$\overline{UB}$	$\overline{LB}$	A18
Pin No.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Pin Name	A17	A7	A6	A5	A4	A3	A2	A1	A0	$\overline{CE1}$	GND	$\overline{OE}$	I/O1	I/O9	I/O2	I/O10
Pin No.	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48
Pin Name	I/O3	I/O11	I/O4	I/O12	V_{DD}	I/O5	I/O13	I/O6	I/O14	I/O7	I/O15	I/O8	I/O16 /A-1	GND	$\overline{BYTE}$	A16

BLOCK DIAGRAM

OPERATING MODE

MODE	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	$\overline{BYTE}$	$\overline{LB}$	$\overline{UB}$	I/O1~I/O8	I/O9~I/O15	I/O16	POWER
Read	L	H	L	H	L	*	*	Output	High-Z	A-1	I_{DDO}
	L	H	L	H	H	L	L	Output	Output	Output	I_{DDO}
	L	H	L	H	H	H	L	High-Z	Output	Output	I_{DDO}
	L	H	L	H	H	L	H	Output	High-Z	High-Z	I_{DDO}
Write	L	H	*	L	L	*	*	Input	High-Z	A-1	I_{DDO}
	L	H	*	L	H	L	L	Input	Input	Input	I_{DDO}
	L	H	*	L	H	H	L	High-Z	Input	Input	I_{DDO}
	L	H	*	L	H	L	H	Input	High-Z	High-Z	I_{DDO}
Output Deselect	L	H	H	H	L	*	*	High-Z	High-Z	A-1	I_{DDO}
	L	H	H	H	H	L	L	High-Z	High-Z	High-Z	I_{DDO}
	L	H	H	H	H	H	L	High-Z	High-Z	High-Z	I_{DDO}
	L	H	H	H	H	L	H	High-Z	High-Z	High-Z	I_{DDO}
Standby	H	*	*	*	H or L	*	*	High-Z	High-Z	High-Z	I_{DDS}
	*	L	*	*	H or L	*	*	High-Z	High-Z	High-Z	I_{DDS}
	*	*	*	*	H	H	H	High-Z	High-Z	High-Z	I_{DDS}

* = don't care
H = logic high
L = logic low

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V_{DD}	Power Supply Voltage	−0.3~4.2	V
V_{IN}	Input Voltage	−0.3*~4.2	V
$V_{I/O}$	Input/Output Voltage	−0.5~V_{DD} + 0.5	V
P_D	Power Dissipation	0.6	W
T_{solder}	Soldering Temperature (10s)	260	°C
T_{stg}	Storage Temperature	−55~150	°C
T_{opr}	Operating Temperature	−40~85	°C

*: −2.0 V when measured at a pulse width of 20ns

DC RECOMMENDED OPERATING CONDITIONS (Ta = −40° to 85°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V_{DD}	Power Supply Voltage		2.3	—	3.6	V
V_{IH}	Input High Voltage	V_{DD} = 2.3 V~2.7 V	2.0	—	V_{DD} + 0.3	V
		V_{DD} = 2.7 V~3.6 V	2.2			
V_{IL}	Input Low Voltage		−0.3*	—	$V_{DD} \times 0.24$	V
V_{DH}	Data Retention Supply Voltage		1.5	—	3.6	V

*: −2.0 V when measured at a pulse width of 20ns

DC CHARACTERISTICS (Ta = –40° to 85°C, V_{DD} = 2.3 to 3.6 V)

SYMBOL	PARAMETER	TEST CONDITION				MIN	TYP	MAX	UNIT
I_{IL}	Input Leakage Current	V_{IN} = 0 V~V_{DD}				—	—	±1.0	µA
I_{OH}	Output High Current	V_{OH} = V_{DD} – 0.5 V				–0.5	—	—	mA
I_{OL}	Output Low Current	V_{OL} = 0.4 V				2.1	—	—	mA
I_{LO}	Output Leakage Current	$\overline{CE1}$ = V_{IH} or CE2 = V_{IL} or $\overline{LB}$ = $\overline{UB}$ = V_{IH} or R/W = V_{IL} or $\overline{OE}$ = V_{IH}, V_{OUT} = 0 V~V_{DD}				—	—	±1.0	µA
I_{DDO1}	Operating Current	$\overline{CE1}$ = V_{IL} and CE2 = V_{IH} and R/W = V_{IH}, $\overline{LB}$ = $\overline{UB}$ = V_{IL}, I_{OUT} = 0 mA, Other Input = V_{IH}/V_{IL}	t_{cycle}	MIN		—	—	35	mA
				1 µs		—	—	8	
I_{DDO2}		$\overline{CE1}$ = 0.2 V and CE2 = V_{DD} – 0.2 V and R/W = V_{DD} – 0.2 V, $\overline{LB}$ = $\overline{UB}$ = 0.2 V, I_{OUT} = 0 mA, Other Input = V_{DD} – 0.2 V/0.2 V	t_{cycle}	MIN		—	—	30	mA
				1 µs		—	—	3	
I_{DDS1}	Standby Current	1) $\overline{CE1}$ = V_{IH} or CE2 = V_{IL} (at $\overline{BYTE}$ ≥ V_{DD} – 0.2 V or ≤ 0.2 V) 2) $\overline{LB}$ = $\overline{UB}$ = V_{IH} (at $\overline{BYTE}$ ≥ V_{DD} – 0.2 V)				—	—	1	mA
I_{DDS2}		1) $\overline{CE1}$ = V_{DD} – 0.2 V, CE2 = V_{DD} – 0.2 V (at $\overline{BYTE}$ ≥ V_{DD} – 0.2 V or ≤ 0.2 V) 2) CE2 = 0.2 V (at $\overline{BYTE}$ ≥ V_{DD} – 0.2 V or ≤ 0.2 V) 3) $\overline{LB}$ = $\overline{UB}$ = V_{DD} – 0.2 V, $\overline{CE1}$ = 0.2 V, CE2 = V_{DD} – 0.2 V (at $\overline{BYTE}$ ≥ V_{DD} – 0.2 V)	V_{DD} = 3.3 V ± 0.3 V	Ta = –40~85°C		—	—	15	µA
			V_{DD} = 3.0 V	Ta = 25°C		—	0.9	—	
				Ta = –40~40°C		—	—	3	
				Ta = –40~85°C		—	—	8	

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C_{IN}	Input Capacitance	V_{IN} = GND	10	pF
C_{OUT}	Output Capacitance	V_{OUT} = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

AC CHARACTERISTICS AND OPERATING CONDITIONS
(Ta = −40° to 85°C, V$_{DD}$ = 2.7 to 3.6 V)

READ CYCLE

SYMBOL	PARAMETER	MIN	MAX	UNIT
t$_{RC}$	Read Cycle Time	55	—	ns
t$_{ACC}$	Address Access Time	—	55	
t$_{CO1}$	Chip Enable($\overline{CE1}$) Access Time	—	55	
t$_{CO2}$	Chip Enable(CE2) Access Time	—	55	
t$_{OE}$	Output Enable Access Time	—	30	
t$_{BA}$	Data Byte Control Access Time	—	55	
t$_{COE}$	Chip Enable Low to Output Active	5	—	
t$_{OEE}$	Output Enable Low to Output Active	0	—	
t$_{BE}$	Data Byte Control Low to Output Active	5	—	
t$_{OD}$	Chip Enable High to Output High-Z	—	25	
t$_{ODO}$	Output Enable High to Output High-Z	—	25	
t$_{BD}$	Data Byte Control High to Output High-Z	—	25	
t$_{OH}$	Output Data Hold Time	10	—	

WRITE CYCLE

SYMBOL	PARAMETER	MIN	MAX	UNIT
t$_{WC}$	Write Cycle Time	55	—	ns
t$_{WP}$	Write Pulse Width	40	—	
t$_{CW}$	Chip Enable to End of Write	45	—	
t$_{BW}$	Data Byte Control to End of Write	45	—	
t$_{AS}$	Address Setup Time	0	—	
t$_{WR}$	Write Recovery Time	0	—	
t$_{ODW}$	R/W Low to Output High-Z	—	25	
t$_{OEW}$	R/W High to Output Active	0	—	
t$_{DS}$	Data Setup Time	25	—	
t$_{DH}$	Data Hold Time	0	—	

Note: t$_{OD}$, t$_{ODO}$, t$_{BD}$ and t$_{ODW}$ are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

AC CHARACTERISTICS AND OPERATING CONDITIONS
(Ta = −40° to 85°C, V$_{DD}$ = 2.3 to 3.6 V)

<u>READ CYCLE</u>

SYMBOL	PARAMETER	MIN	MAX	UNIT
t$_{RC}$	Read Cycle Time	70	—	
t$_{ACC}$	Address Access Time	—	70	
t$_{CO1}$	Chip Enable($\overline{CE1}$) Access Time	—	70	
t$_{CO2}$	Chip Enable(CE2) Access Time	—	70	
t$_{OE}$	Output Enable Access Time	—	35	
t$_{BA}$	Data Byte Control Access Time	—	70	
t$_{COE}$	Chip Enable Low to Output Active	5	—	ns
t$_{OEE}$	Output Enable Low to Output Active	0	—	
t$_{BE}$	Data Byte Control Low to Output Active	5	—	
t$_{OD}$	Chip Enable High to Output High-Z	—	30	
t$_{ODO}$	Output Enable High to Output High-Z	—	30	
t$_{BD}$	Data Byte Control High to Output High-Z	—	30	
t$_{OH}$	Output Data Hold Time	10	—	

<u>WRITE CYCLE</u>

SYMBOL	PARAMETER	MIN	MAX	UNIT
t$_{WC}$	Write Cycle Time	70	—	
t$_{WP}$	Write Pulse Width	50	—	
t$_{CW}$	Chip Enable to End of Write	55	—	
t$_{BW}$	Data Byte Control to End of Write	55	—	
t$_{AS}$	Address Setup Time	0	—	ns
t$_{WR}$	Write Recovery Time	0	—	
t$_{ODW}$	R/W Low to Output High-Z	—	30	
t$_{OEW}$	R/W High to Output Active	0	—	
t$_{DS}$	Data Setup Time	30	—	
t$_{DH}$	Data Hold Time	0	—	

Note: t$_{OD}$, t$_{ODO}$, t$_{BD}$ and t$_{ODW}$ are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

AC TEST CONDITIONS

PARAMETER	TEST CONDITION
Input pulse level	0.2 V, $V_{DD} \times 0.7$ V + 0.2 V
t_R, t_F	1V / ns(Fig.1)
Timing measurements	$V_{DD} \times 0.5$
Reference level	$V_{DD} \times 0.5$
Output load	30 pF + 1 TTL Gate(Fig.2)

Fig.1 : Input rise and fall time

Fig.2 : Output load

$R1 = 810 \ \Omega$
$R2 = 1610 \ \Omega$
$V_{TM} = 2.3$ V

$\overline{\text{BYTE}}$ FUNCTION

SYMBOL	PARAMETER	MIN	MAX	UNIT
t_{BS}	$\overline{\text{BYTE}}$ Setup Time	5	—	ms
t_{BR}	$\overline{\text{BYTE}}$ Recovery Time	5	—	ms

TIMING DIAGRAMS

$\overline{\text{BYTE}}$

READ CYCLE (See Note 1)

WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)

WRITE CYCLE 2 ($\overline{CE1}$ CONTROLLED) (See Note 4)

WRITE CYCLE 3 (CE2 CONTROLLED) (See Note 4)

WRITE CYCLE 4 ($\overline{UB}$, $\overline{LB}$ CONTROLLED) (See Note 4)

Note:

(1) R/W remains HIGH for the read cycle.

(2) If $\overline{CE1}$ (or $\overline{UB}$ or $\overline{LB}$) goes LOW(or CE2 goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance.

(3) If $\overline{CE1}$ (or $\overline{UB}$ or $\overline{LB}$) goes HIGH(or CE2 goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance.

(4) If $\overline{OE}$ is HIGH during the write cycle, the outputs will remain at high impedance.

(5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

DATA RETENTION CHARACTERISTICS (Ta = −40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V_{DH}	Data Retention Supply Voltage			1.5	—	3.6	V
I_{DDS2}	Standby Current	$V_{DH} = 3.6$ V	Ta = −40~85°C	—	—	15	μA
		$V_{DH} = 3.0$ V	Ta = −40~40°C	—	—	3	
			Ta = −40~85°C	—	—	8	
t_{CDR}	Chip Deselect to Data Retention Mode Time			0	—	—	ns
t_R	Recovery Time			5	—	—	ms

$\overline{CE1}$ CONTROLLED DATA RETENTION MODE (See Note 1)

CE2 CONTROLLED DATA RETENTION MODE (See Note 3)

$\overline{UB}$, $\overline{LB}$ CONTROLLED DATA RETENTION MODE (See Note 4)

Note:

(1)   In $\overline{\text{CE1}}$ controlled data retention mode, minimum standby current mode is entered when CE2 $\leq$ 0.2 V or CE2 $\geq$ V$_{DD}$ – 0.2 V.

(2)   When $\overline{\text{CE1}}$ is operating at the V$_{IH}$(min.) level, the operating current is given by I$_{DDS1}$ during the transition of V$_{DD}$ from 2.3(2.7) to 2.2V(2.4 V).

(3)   In CE2 controlled data retention mode, minimum standby current mode is entered when CE2 $\leq$ 0.2 V.

(4)   In $\overline{\text{UB}}$ (or $\overline{\text{LB}}$) controlled data retention mode, minimum standby current mode is entered when $\overline{\text{CE1}}$ $\leq$ 0.2 V or $\overline{\text{CE1}}$ $\geq$ V$_{DD}$ – 0.2 V, CE2 $\leq$ 0.2 V or CE2 $\geq$ V$_{DD}$ – 0.2 V.

(5)   When $\overline{\text{UB}}$ (or $\overline{\text{LB}}$) is operating at the V$_{IH}$(min.) level, the operating current is given by I$_{DDS1}$ during the transition of V$_{DD}$ from 2.3(2.7) to 2.2V(2.4 V).

PACKAGE DIMENSIONS

TSOP   48-P-1220-0.50

Unit:mm

Weight:0.51 g (typ)

RESTRICTIONS ON PRODUCT USE