## 64K x 16 Static RAM

#### **Features**

• High speed: 55 ns

 Wide voltage range: 2.2V-3.6V Pin Compatible with CY62126BV

Ultra-low active power

— Typical active current: 0.5 mA @ f = 1MHz — Typical active current: 5 mA @ f = f<sub>max</sub>

· Low standby power

• Easy memory expansion with CE and OE features

· Automatic power-down when deselected

CMOS for optimum speed/power

 Available in 44-lead TSOP Type II and 48-ball FBGA packages


#### Functional Description<sup>[1]</sup>

The CY62126DV30 is a high-performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly

reduces power consumption by 90% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH). The input/output pins (I/O0 through  $I/O_{15}$ ) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ).


Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table near the back of this data sheet for a complete description of read and write modes.




1. For best practice recommendations, please refer to the Cypress application note 'System Design Guidelines' on http://www.cypress.com



## Pin Configurations<sup>[2, 3]</sup>





## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential...–0.3V to V<sub>ccmax</sub> + 0.3V

DC Voltage Applied to Outputs in High Z State <sup>[5]</sup>	-0.3V to V <sub>CC</sub> + 0.3V
DC Input Voltage <sup>[5]</sup>	$-0.3V$ to $V_{CC} + 0.3V$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>cc</sub> <sup>[4]</sup>
Industrial	-40°C to +85°C	2.2V to 3.6V

#### **Product Portfolio**

									Powe	er Dissip	ation	
Product	V <sub>CC</sub> Range (V)			Speed	0	perating	j, I <sub>CC</sub> (m <i>i</i>	<b>A</b> )	Stan	dby I (uA)		
Froduct				(ns)	f = 1 MHz		f = f <sub>max</sub>		– Standby, I <sub>SB2</sub> (μA)			
	Min.	Typ. <sup>[6]</sup>	Max.		Typ. <sup>[6]</sup>	Max.	Typ. <sup>[6]</sup>	Max.	Typ. <sup>[6]</sup>	Max.		
CY62126DV30L	2.2	3.0	3.6	55	0.5	1	5	10	1.5	4		
CY62126DV30LL										3		

- NC pins are not connected to the die. E3 (DNU) can be left as NC or  $V_{SS}$  to ensure proper application. Full Device AC operation requires linear  $V_{CC}$  ramp from 0 to  $V_{CC(min.)} \ge 500\mu s$ .
- $V_{IL(min.)} = -2.0V$  for pulse durations less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ .



## **Electrical Characteristics** Over the Operating Range

				C.	Y62126DV3	62126DV30-55		
Parameter	Description	Test Cond	Min.	<b>Typ.</b> <sup>[6]</sup>	Max.	Unit		
V <sub>OH</sub>	Output HIGH Voltage	$2.2 \le V_{CC} \le 2.7$	I <sub>OH</sub> = -0.1 mA	2			V	
		$2.7 \le V_{CC} \le 3.6$	I <sub>OH</sub> = -1.0 mA	2.4				
V <sub>OL</sub>	Output LOW Voltage	$2.2 \le V_{CC} \le 2.7$	I <sub>OL</sub> = 0.1 mA			0.4	V	
		$2.7 \le V_{CC} \le 3.6$	I <sub>OL</sub> = 2.1 mA			0.4		
V <sub>IH</sub>	Input HIGH Voltage	$2.2 \le V_{CC} \le 2.7$		1.8		V <sub>CC</sub> + 0.3V	V	
		$2.7 \le V_{CC} \le 3.6$		2.2				
V <sub>IL</sub>	Input LOW Voltage	$2.2 \le V_{CC} \le 2.7$	2.2 ≤ V <sub>CC</sub> ≤ 2.7			0.6	V	
		$2.7 \le V_{CC} \le 3.6$	2.7 ≤ V <sub>CC</sub> ≤ 3.6			0.8		
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	$GND \leq V_I \leq V_CC$			+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Ou	tput Disabled	-1		+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.6V$		5	10	mA	
	Current	f = 1 MHz	lout = 0mA CMOS level		0.5	1		
I <sub>SB1</sub>	Automatic CE	$\overline{CE} \ge V_{CC} - 0.2V$	L		1.5	4	μΑ	
	Power-Down Current— CMOS	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_I$ f = f <sub>max</sub> (Address and	<sub>N</sub> ≤0.2V, LData			3		
	Inputs	Only),f=0 (OE,WE,BH	HE and					
I <sub>SB2</sub>	Automatic CE	$\overline{CE} \ge V_{CC} - 0.2V$	L		1.5	4	μΑ	
	Power-Down Current— CMOS Inputs	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{I}$ f = 0, Vcc=3.6V	$V_{IN} \ge V_{CC} - 0.2 \text{V or } V_{IN} \le 0.2 \text{V}, $			3		

## Capacitance<sup>[7]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


## **Thermal Resistance**

Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance (Junction to Ambient) <sup>[7]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case) <sup>[7]</sup>		$\Theta_{\sf JC}$	16	°C/W


<sup>7.</sup> Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT




Parameters	2.5V	3.0V	Unit
R1	16600	1216	Ohms
R2	15400	1374	Ohms
R <sub>TH</sub>	8000	645	Ohms
V <sub>TH</sub>	1.2	1.75	Volts

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description Conditions				Typ. <sup>[6]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{2}$ = 1.5V	L			1.2	μΑ
			LL			0.8	
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time			100			μs

#### **Data Retention Waveform**



#### Note:

8. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} > 100 \mu s$ .



## Switching Characteristics Over the Operating Range<sup>[9]</sup>

		55	ns	
Parameter	Description	Min	Max	Unit
Read Cycle			-	•
t <sub>RC</sub>	Read Cycle Time	55		ns
t <sub>AA</sub>	Address to Data Valid		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[10]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[10, 11]</sup>		20	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[10]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[10, 11]</sup>		20	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		55	ns
t <sub>DBE</sub>	BHE/BLE LOW to Data Valid		25	ns
t <sub>LZBE</sub>	BHE/BLE LOW to Low Z	5		ns
t <sub>HZBE</sub>	BHE/BLE HIGH to High Z		20	ns
Write Cycle <sup>[12]</sup>		•		
t <sub>WC</sub>	Write Cycle Time	55		ns
t <sub>SCE</sub>	CE LOW to Write End	45		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	45		ns
t <sub>BW</sub>	BHE/BLE Pulse Width	50		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[10, 11]</sup>		20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[10]</sup>	5		ns

<sup>9.</sup> Test conditions assume signal transition time of 5 ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30 pF load capacitance.

10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZOE</sub> is less than t<sub>LZOE</sub>.

any given device.


11. thzCe: thzBe: and thzWe transitions are measured when the outputs enter a high impedance state.

12. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




## **Switching Waveforms**

## Read Cycle No. 1 (Address Transition Controlled) [13, 14]




# Read Cycle No. 2 (OE Controlled) [14, 15]




- Device is continuously selected. OE, CE = V<sub>IL</sub>, BHE, BLE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE, BHE, BLE transition LOW.



## Switching Waveforms (continued)






- Data I/O is high-impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.




## Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW) [17]



## Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[17]







## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> -I/O <sub>15</sub> ); I/O <sub>0</sub> -I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )


## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62126DV30L-55ZI	Z44	44-Lead TSOP II	Industrial
	CY62126DV30LL-55ZI			
	CY62126DV30L-55BAI	BV48A	48-Ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62126DV30LL-55BAI			





## **Package Diagrams**

### 48-Lead VFBGA (6 x 8 x 1 mm) BV48A



TOP VIEW






51-85150-\*\*





### Package Diagrams (continued)


#### 44-Pin TSOP II Z44

DIMENSION IN MM (INCH)









MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



	Document Title: CY62126DV30 MoBL <sup>®</sup> 64K x 16 Static RAM Document Number:38-05230								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change					
**	117689	08/27/02	JUI	New Data Sheet					