

# **Quad SPST JFET Analog Switches**

# SW-201/SW-202

#### **FEATURES**

#### SW-201

- Normally "ON" for Logic 0 Input
- Improved Performance and Pin Compatible With DG-201, LF11201/13201, HI201, and IH201

# SW-202

- Normally "OFF" For Logic 0 Input
- Improved Performance and Pin Compatible With LF11202/12202/13202 and IH202

### Both SW-201 and SW-202

•	Highly Resistant to Static Discharge Destruction	on
•	Guaranteed Break-Before-Make Switching (to	FF < ton)
•	Low "ON" Resistance	. 80 $\Omega$ Max
•	Guaranteed Ron Matching	. 15% Max
•	Low Ron Variation from Analog Input Voltage	5%
•	High Analog Current Operation	10mA Min
•	Low Leakage Currents at High Temperatures:	

T<sub>A</sub> = 125°C ...... 60nA Max

T<sub>A</sub> = 85°C ...... 30nA Max

Guaranteed Switching Speeds:

t<sub>ON</sub> = 500ns Max t<sub>OFF</sub> = 400ns Max

- Digital Inputs are TTL and CMOS Compatible
- Dual or Single Supply Operation
- Available in Die Form

# ORDERING INFORMATION <sup>†</sup>

DIP PACKAGE	SWITCH CON	FIGURATION NO	OPERATING TEMPERATURE RANGE
16-PIN EPOXY	SW201GP	SW202GP	XIND
16-PIN SOL	SW201GS	SW202GS	XIND

<sup>†</sup> Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

#### **GENERAL DESCRIPTION**


The SW-201 and SW-202 each consist of four independent, single-pole, single-throw (SPST) analog switches, which may be independently digitally controlled. Each SW-201 switch is normally closed (NC), whereas each SW-202 is normally open (NO) when the corresponding digital control input is a zero. The SW-201 and SW-202 are otherwise identical.

The judicious combination of bipolar and FET devices in a single monolithic IC results in a product with performance characteristics and ruggedness that are superior to those of a similar circuit fabricated using CMOS technology.


Increased reliability is complemented by excellent electrical specifications. Potential error sources are reduced by minimizing "ON" resistance and controlling leakage currents at high temperatures. The switching FET exhibits minimal  $R_{ON}$  variation over a 20V analog signal range and with power supply voltage changes. Operation from a single positive power supply voltage is possible. With V+ = 36V, V-= 0V, the analog signal range will extend from ground to +32V.

The PNP logic inputs are TTL and CMOS compatible. Logic input currents are at micro-ampere levels which improves circuit fan in.

#### PIN CONNECTIONS



# SIMPLIFIED SCHEMATIC DIAGRAM (ONE SWITCH)



Manufactured under the following patent: 4,228,367

CMOS SWITCHES & MULTIPLEXERS 5-161

# SW-201/SW-202

### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Operating Temperature Range	
SW-201GP, GS, SW202GP,	GS40°C to +85°C
Junction Temperature (T,)	65°C to +150°C
Junction Temperature (T <sub>i</sub> ) Storage Temperature Range	65°C to +150°C
P-Suffix	65°C to +125°C
Lead Temperature (Soldering,	
Maximum Junction Temperatur	e+150°C
V+ Supply to V- Supply	
V+ Supply to Ground	
Logic Input Voltage	
Analog Input Voltage Range	•
Continuous	V- Supply to V+ Supply + 20V

1% Duty Cycle and Driving All 4 Inputs with

500uses Pulse

V= Supply = 15V to V+ Supply + 20V

Sucµsec Pulse V= Supply = 15V to V+ Supply + 20V Maximum Current Through Any Pin 30mA						
PACKAGE TYPE	⊖ <sub>jA</sub> (Note 2)	e <sub>jc</sub>	UNITS			
16-Pin Plastic DIP (P)	82	39	°C/W			
16-Pin SOL (S)	98	30	°C/W			

NOTES:

- Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.
- e<sub>jA</sub> is specified for worst case mounting conditions, i.e., e<sub>jA</sub> is specified for device in socket for P-DIP package; e<sub>jA</sub> is specified for device soldered to printed circuit board for SOL package.

### **ELECTRICAL CHARACTERISTICS** at $V \pm = \pm 15V$ and $T_A = 25^{\circ}$ C, unless otherwise noted.

			SW-201G SW-202G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
"ON" Resistance	R <sub>ON</sub>	$V_A = 0V$ , $I_S = 1 mA$ $V_A = \pm 10V$ , $I_S = 1 mA$		100 100	150 150	Ω
R <sub>ON</sub> Match Between Switches	R <sub>ON</sub> Match	$V_A = 0V_* I_D = 100 \mu A;$ (Note 1)		_	20	%
Analog Voltage Range	VA	I <sub>S</sub> = 1.0mA I <sub>S</sub> = 1.0mA (Note 6)	+10 -10	+ 11 -15	_	v
Analog Current Range	I <sub>A</sub>	V <sub>S</sub> = ± 10V	5	10		mA
△R <sub>ON</sub> vs Applied Voltage	∆R <sub>ON</sub>	V <sub>S</sub> ≤ 10V, I <sub>S</sub> = 1mA		10	20	%
Source Current in "OFF" Condition	I <sub>S OFF</sub>	V <sub>S</sub> = 10V, V <sub>D</sub> = -10V, (Note 5)	_	_	10	nA
Drain Current in "OFF" Condition	ID OFF	V <sub>S</sub> = 10V, V <sub>D</sub> = -10V, (Note 5)			10	n <b>A</b>
Leakage Current in "ON" Condition	Is (ON) +	$V_S = V_D = \pm 10V$ , (Note 5)	_	-	10	nA
Logical "1" Input Current	INH	V <sub>IN</sub> = 2V to 15V <sub>i</sub> (Note 4)			10	μА
Logical "0" Input Current	INL	V <sub>IN</sub> = 0.8	_	1.5	10.0	μА
Turn-On-Time	<sup>t</sup> on	See Switching Time Test Circuit, (Note 7)	_	340	700	ns
Turn-Off-Time	toff	See Switching Time Test Circuit, (Note 7)		200	500	ns
Break-Before-Make Time	t <sub>ON</sub> -t <sub>OFF</sub>	(Note 3)	50	140		ns
Source Capacitance	C <sub>S OFF</sub>	V <sub>A</sub> = 0V, {Note 5}	_	7		pF
Drain Capacitance	C <sub>D OFF</sub>	V <sub>A</sub> = 0V, (Note 5)		5.5		pF
Channel "ON" Capacitance	C <sub>DION</sub> + C <sub>SION</sub>	V <sub>S</sub> = V <sub>D</sub> = 0V, (Note 5)	_	15	_	pF
"OFF" Isolation	SO OFF	$V_S = 5V_{RMS}$ , $R_L = 680\Omega$ , $C_L = 7pF$ , $f = 500kHz$ , (Note 5)	_	58	_	dB
Crosstalk	Ст	$V_S = 5V_{RMS}$ , $R_L = 680\Omega$ , $C_L = 7pF$ , $f = 500kHz$ , (Note 5)		70		dB
Positive Supply Current	1+	All Channels "ON", (Note 5)	_	4	12	mA
Negative Supply Current	I	All Channels "ON", (Note 5)		1	6.5	mA
Positive Supply Current	1+	All Channels "OFF", (Note 5)	_	6	12	mA
Negative Supply Current	1-	All Channels "OFF",		4	8	mA
Ground Current	1 <sub>G</sub>	All Channels "ON" or "OFF"	-	3	6	mA

### ELECTRICAL CHARACTERISTICS at $V\pm = \pm 15V$ ; $-40^{\circ}C \le T_A \le +85^{\circ}C$ , unless otherwise noted.

			SW-201G SW-202G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Temperature Range	TA	Operating	0	_	70	°C
"ON" Resistance	R <sub>ON</sub>	$V_A = 0V$ , $I_D = 1mA$ $V_A = \pm 10V$ , $I_D = 1mA$		_	175 175	Ω
R <sub>ON</sub> Match Between Switches	R <sub>ON</sub> Match	$V_A = 0V$ , $I_D = 100 \mu A$ ; (Note 1)	<u> </u>	10	_	%
Analog Voltage Range	V <sub>A</sub>	<sub>S</sub> = 1.0mA (Note 6)   <sub>S</sub> = 1.0mA	+10 -10	+ 11 -15	-	ν
Analog Current Range	I <sub>A</sub>	$V_{S} = \pm 10.0V$		11	-	mA
ΔR <sub>ON</sub> With Applied Voltage	ΔR <sub>ON</sub>	$V_S \le +10V$ $I_S = 1 \text{ mA}$	_	15	_	%
Source Current in "OFF" Condition	I <sub>S</sub> (OFF)	$V_S = 10V$ , $V_D = -10V$ , (Note 5) $T_A = Max$ . Operating Temp.	_	_	60	nA
Drain Current in "OFF" Condition	I <sub>D (OFF)</sub>	$V_S = 10V$ , $V_D = -10V$ , (Note 5) $T_A = Max$ . Operating Temp.	_	_	60	nA
Leakage Current in "ON" Condition	S (ON) +	$V_S = V_D = \pm 10V$ , (Note 5) $T_A = Max. Operating Temp.$	_	_	60	nA
Logical "1" Input Voltage	VINH	(Note 6)	2	_	_	V
Logic "0" Input Voltage	V <sub>INL</sub>	(Note 6)	_		0.8	v
Logical "1" Input Current	I <sub>INH</sub>	V <sub>IN</sub> = 2V to 15V, (Note 4)	_	_	15	μА
Logical "0" Input Current	IINL	V <sub>IN</sub> = 0.8	_	5	15	μΑ
Turn-On-Time	<sup>t</sup> ON	See Switching Test Circuit, (Note 2)	-	_	1000	ns
Turn-Off-Time	tOFF	See Switching Test Circuit, (Note 2)	-	_	500	ns
Break-Before-Make Time	t <sub>ON</sub> -t <sub>OFF</sub>	(Note 3)		50	_	ns
Positive Supply Current	l+	All Channels "ON", (Note 5)		_	15.8	mA
Negative Supply Current	F-	All Channels "ON", (Note 5)	_		14.5	mA
Positive Supply Current	1+	All Channels "OFF", (Note 5)	_	_	18	mA
Negative Supply Current	l-	All Channels "OFF", (Note 5)			14.5	mA
Ground Current	l <sub>G</sub>	All Channels "ON" or "OFF"		_	10.0	mA

### NOTES:


2. Guaranteed by design.

- 3. Switch is guaranteed by design to provide break-before-make operation.
- Current tested at V<sub>IN</sub> = 2V. This is worst case condition.
   Switch being tested ON or OFF as indicated, V<sub>INH</sub> = 2V or V<sub>INL</sub> = 0.8V, per
- 6. Guaranteed by  $R_{\mbox{\scriptsize ON}}$  and leakage tests. For normal operation analog signal voltages should be restricted to less than (V+) -4V.
- 7. Sample tested.

<sup>1.</sup>  $V_A = 0V$ ,  $I_D = 100 \mu A$ . Specified as a percentage of  $R_{AVERAGE}$  where:  $R_{AVERAGE} = \frac{R_{ON1} + R_{ON2} + R_{ON3} + R_{ON4}}{4}$ 

# SW-201/SW-202

### **DICE CHARACTERISTICS**



DIE SIZE  $0.101 \times 0.097$  inch, 9797 sq. mils  $(2.565 \times 2.464 \text{ mm}, 6.320 \text{ sq. mm})$ 

1.	IN1	9.	IN3
2.	D1	10.	D3
3.	S1	11.	<b>S</b> 3
4.	V- (SUBSTRATE)	13.	۷÷
5.	GND	14.	<b>S4</b>
6.	<b>S2</b>	15.	D4
7.	D2	16.	IN4
8.	IN2		

# **WAFER TEST LIMITS** at V + = 15V, V - = -15V, $T_A = 25$ °C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	SW-201N SW-202N LIMIT	SW-201G SW-202G LIMIT	UNITS
"ON" Resistance	Ron	-10V ≤ V <sub>A</sub> ≤ 10V, I <sub>S</sub> ≤ 1mA	80	100	Ω MAX
R <sub>ON</sub> Mismatch	R <sub>ON</sub> Match	V <sub>A</sub> = 0V, I <sub>S</sub> ≤ 100 µA	15	20	% MAX
ΔR <sub>ON</sub> vs V <sub>A</sub>	ΔR <sub>ON</sub>	V <sub>S</sub> ≤ 10V, I <sub>S</sub> = 1mA	15	20	% MAX
Positive Supply	1+	(Note 1)	9	10.5	mA MAX
Negative Supply Current	I-	(Note 1)	6	7	mA MAX
Ground Current	I <sub>G</sub>		4	4	mA MAX
Analog Voltage Range	V <sub>A</sub>	I <sub>S</sub> = 1mA (Note 3)	±10	±10	V MIN
Logic "1" Input Voltage	V <sub>INH</sub>	(Note 3)	2	2	V MIN
Logic "0" Input Voltage	V <sub>INL</sub>	(Note 3)	0.8	0.8	V MAX
Logic "0" Input Current	I <sub>INL</sub>	0V ≤ V <sub>IN</sub> ≤ 0.8V	5	5	μA MAX
Logic "1" Input Current	I <sub>INH</sub>	2V ≤ V <sub>IN</sub> ≤ 15V, (Note 2)	5	5	μA MAX
Analog Current Range	I <sub>A</sub>	V <sub>S</sub> = ±10V	10	7	mA MIN

### NOTE:

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

# TYPICAL ELECTRICAL CHARACTERISTICS V+ = 15V, V- = -15V and $T_A$ = 25° C, unless otherwise noted.


SYMBOL	CONDITIONS	SW-201 N SW-202N TYPICAL	SW-201G SW-202G Typical	UNITS
Ron	-10V ≤ V <sub>A</sub> ≤ 10V, I <sub>S</sub> ≤ 1mA	60	60	Ω
ton		340	340	ns
t <sub>OFF</sub>		200	200	ns
I <sub>D (OFF)</sub>	$V_S = 10V, V_D = -10V$	0.3	0.3	nA
I <sub>SO (OFF)</sub>	f = 500kHz, R <sub>L</sub> = 680Ω	58	58	dB
Ст	f = 500kHz, R <sub>L</sub> = 680Ω	70	70	dB
	R <sub>ON</sub> ton toff ID (OFF) ISO (OFF)	$\begin{aligned} R_{ON} & -10V \leq V_A \leq 10V, \ I_S \leq 1 mA \\ t_{ON} & \\ t_{OFF} & \\ I_{D \ (OFF)} & V_S = 10V, \ V_D = -10V \\ I_{SO \ (OFF)} & f = 500kHz, \ R_L = 680\Omega \end{aligned}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


#### NOTES:


- Power supply and ground current specified for switch "ON" or "OFF".
- Current tested at V<sub>IN</sub> = 2V. This is worst case condition.
- 3. Guaranteed by R<sub>ON</sub> and leakage tests.


# 5


### TYPICAL PERFORMANCE CHARACTERISTICS
























# SW-201/SW-202


### TYPICAL PERFORMANCE CHARACTERISTICS

 $\label{eq:sw-201} \text{$t_{\text{ON}}$/$t_{\text{OFF}}$ SWITCHING RESPONSE}$ 




TOP TRACE: LOGIC INPUT (5V/DIV)
BOTTOM TRACE: SWITCH OUTPUT (1V/DIV)

# $\label{eq:SW-202} \text{$t_{\text{ON}}/t_{\text{OFF}}$ SWITCHING RESPONSE}}$




TOP TRACE: LOGIC INPUT (5V/DIV)
BOTTOM TRACE: SWITCH OUTPUT (1V/DIV)


### **OFF ISOLATION TEST CIRCUIT**




### SWITCHING TIME TEST CIRCUIT




### **CROSSTALK TEST CIRCUIT**



### **SW-201 WAVEFORMS**



### SW-202 WAVEFORMS




#### APPLICATIONS INFORMATION

This analog switch employs ion-implanted JFETs in a switch configuration designed to assure break-before-make action. The turn-off time is much faster than the turn-on time to guarantee this feature over the full operating temperature and input voltage range. Fabricated with Bipolar-JFET processing rather than CMOS, special handling is not necessary to prevent damage to these switches. Because the digital inputs only require a 2V logic "1" input level, power-consuming pullup resistors are not required for TTL compatibility to insure break-before-make switching as is most often the case with CMOS switches. The digital inputs utilize PNP input transistors where input current is maximum at the logic "0" level and drops to that of a reverse-biased diode as the input voltage is raised above  $\approx 1.4$ V.


The "ON" resistance,  $R_{ON}$ , of the analog switches is constant over the wide input voltage range of -15V to +11V with  $V_{SUPPLY}=\pm15V$ . For normal operation, however, positive input voltages should be restricted to 11V (or 4V less than the positive supply). This assures that the  $V_{GS}$  of an OFF switch remains greater than its  $V_P$ , and prevents that channel from being falsely turned ON. Individual switches are "ON" without power applied.

# **OPERATION FROM SINGLE POSITIVE POWER SUPPLY**



### **TYPICAL APPLICATIONS**

# PROGRAMMABLE GAIN NONINVERTING AMPLIFIER WITH SELECTABLE INPUTS



CMQS SWITCHES & MULTIPLEXERS 5-167