

FEATURES

- Micropower 1.5 μ W (1 Sample/Second)
- Wide Supply Range 2.8V to 16V
- High Accuracy
 - Guaranteed SET POINT Error ± 0.5 mV Max*
 - Guaranteed Deadband $\pm 0.1\%$ of Value Max*
- Wide Input Voltage Range V^+ to Ground
- TTL Outputs with 5V Supply
- Two *Independent* Ground-Referenced Control Inputs
- Small Size 8-Pin SO

APPLICATIONS

- Temperature Control (Thermostats)
- Motor Speed Control
- Battery Charger
- Any ON-OFF Control Loop

 LTC and LT are registered trademarks of Linear Technology Corporation. LTCMOS is a trademark of Linear Technology Corporation.

DESCRIPTION

The LTC[®]1041 is a monolithic CMOS BANG-BANG controller manufactured using Linear Technology's enhanced LTCMOS[™] silicon gate process. BANG-BANG loops are characterized by turning the control element fully ON or fully OFF to regulate the average value of the parameter to be controlled. The SET POINT input determines the average control value and the DELTA input sets the deadband. The deadband is always 2 x DELTA and is centered around the SET POINT. Independent control of the SET POINT and deadband, with no interaction, is made possible by the unique sampling input structure of the LTC1041.


An external RC connected to the OSC pin sets the sampling rate. At the start of each sample, internal power to the analog section is switched on for $\approx 80\mu$ s. During this time, the analog inputs are sampled and compared. After the comparison is complete, power is switched off. This achieves extremely low average power consumption at low sampling rates. CMOS logic holds the output continuously while consuming virtually no power.

To keep system power at an absolute minimum, a switched power output (V_{P-P}) is provided. External loads, such as bridge networks and resistive dividers, can be driven by this switched output.


The output logic sense (i.e., ON = V^+) can be reversed (i.e., ON = GND) by interchanging the V_{IN} and SET POINT inputs. This has no other effect on the operation of the LTC1041.

TYPICAL APPLICATION

Ultralow Power 50°F to 100°F (2.4 μ W) Thermostat



Supply Current vs Sampling Frequency



LTC1041

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V^+ to V^-)	18V
Input Voltage (V^+ + 0.3V) to (V^- - 0.3V)	
Operating Temperature Range	
LTC1041C	-40°C to 85°C
LTC1041M (OBSOLETE)	-55°C to 125°C
Storage Temperature Range	-55°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C
Output Short Circuit Duration	Continuous

PACKAGE/ORDER INFORMATION

TOP VIEW N8 PACKAGE 8-LEAD PDIP S8 PACKAGE 8-LEAD PDIP J8 PACKAGE 8-LEAD CERDIP $T_{JMAX} = 110^{\circ}\text{C}$, $\theta_{JA} = 150^{\circ}\text{C/W}$ (N8) $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 150^{\circ}\text{C/W}$ (S8) $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} = 100^{\circ}\text{C/W}$ (J8) OBSOLETE PACKAGE Consider the N8 Package as an Alternate Source	ORDER PART NUMBER
	LTC1041CN8 LTC1041CS8
	LTC1041MJ8

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}\text{C}$. Test Conditions: $V^+ = 5\text{V}$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TC1041M/LTC1041C			UNITS
			MIN	TYP	MAX	
	SET POINT Error (Note 3)	$V^+ = 2.8\text{V}$ to 6V (Note 2)	●	± 0.3	± 0.5	mV
				+	+	% of DELTA
		$V^+ = 6\text{V}$ to 15V (Note 2)	●	± 0.05	± 0.1	mV
				+	+	% of DELTA
	Deadband Error (Note 4)	$V^+ = 2.8\text{V}$ to 6V (Note 2)	●	± 1	± 3	mV
				+	+	% of DELTA
		$V^+ = 6\text{V}$ to 15V (Note 2)	●	± 0.05	± 0.1	mV
				+	+	% of DELTA
I_{OS}	Input Current	$V^+ = 5\text{V}$, $T_A = 25^{\circ}\text{C}$, OSC = GND (V_{IN} , SET POINT and DELTA Inputs)		± 0.3		nA
R_{IN}	Equivalent Input Resistance	$f_S = 1\text{kHz}$ (Note 5)	●	10	15	M Ω
	Input Voltage Range		●	GND	V^+	V
P_{SR}	Power Supply Range		●	2.8	16	V
$I_{S(ON)}$	Power Supply ON Current (Note 6)	$V^+ = 5\text{V}$, V_{P-P} ON	●	1.2	3	mA
$I_{S(OFF)}$	Power Supply OFF Current (Note 6)	$V^+ = 5\text{V}$, V_{P-P} OFF	●	0.001	0.5	μA
			●	0.001	5	μA
t_D	Response Time (Note 7)	$V^+ = 5\text{V}$		60	80	μs
V_{OH} V_{OL}	ON/OFF Output (Note 8) Logical "1" Output Voltage Logical "0" Output Voltage	$V^+ = 4.75\text{V}$, $I_{OUT} = -360\mu\text{A}$	●	2.4	4.4	V
		$V^+ = 4.75\text{V}$, $I_{OUT} = 1.6\text{mA}$		0.25	0.4	V
R_{EXT}	External Timing Resistor	Resistor Connected between V^+ and OSC Pin	●	100	10,000	k Ω
f_S	Sampling Frequency	$V^+ = 5\text{V}$, $T_A = 25^{\circ}\text{C}$, $R_{EXT} = 1\text{M}$ $C_{EXT} = 0.1\mu\text{F}$		5		Hz

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Applies over input voltage range limit and includes gain uncertainty.

1041fa

ELECTRICAL CHARACTERISTICS

Note 3: SET POINT error $\equiv \left(\frac{V_U + V_L}{2} \right) - \text{SET POINT}$

where V_U = upper band limit and V_L = lower band limit.

Note 4: Deadband error $\equiv (V_U - V_L) - 2 \cdot \text{DELTA}$ where V_U = upper band limit and V_L = lower band limit.

Note 5: R_{IN} is guaranteed by design and is not tested.






$R_{IN} = 1/(f_S \times 66\text{pF})$.

Note 6: Average supply current $= t_D \cdot I_{S(ON)} \cdot f_S + (1 - t_D \cdot f_S) I_{S(OFF)}$.


Note 7: Response time is set by an internal oscillator and is independent of overdrive voltage. $t_D = V_{P-P}$ pulse width.

Note 8: Output also capable of meeting EIA/JEDEC standard B series CMOS drive specifications.


TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



LTC1041 • TPC06



LTC1041 • TPC07


APPLICATIONS INFORMATION

The LTC1041 uses sampled data techniques to achieve its unique characteristics. It consists of two comparators, each of which has two differential inputs (Figure 1a). When the sum of the voltages on a comparator's inputs is positive, the output is high and when the sum is negative, the output is low. The inputs are interconnected such that


the R_S flip-flop is reset ($ON/OFF = GND$) when $V_{IN} > (SET\ POINT + \Delta)$ and is set ($ON/OFF = V^+$) when $V_{IN} < (SET\ POINT - \Delta)$. This makes a very precise hysteresis loop of $2 \cdot \Delta$ centered around the SET POINT. (See Figure 1b.)

For $R_S < 10k\Omega$

The dual differential input structure is made with CMOS switches and a precision capacitor array. Input impedance characteristics of the LTC1041 can be determined from the equivalent circuit shown in Figure 2. The input capacitance will charge with a time constant of



LTC1041 • AI01a



LTC1041 • AI01b

Figure 1. LTC1041 Block Diagram

1041fa

APPLICATIONS INFORMATION




Figure 2. Equivalent Input Circuit

$R_S \cdot C_{IN}$. The ability to fully charge C_{IN} from the signal source during the controller's active time is critical in determining errors caused by the input charging current. For source resistances less than $10k\Omega$, C_{IN} fully charges and no error is caused by the charging current.

For $R_S > 10k\Omega$

For source resistances greater than $10k\Omega$, C_{IN} cannot fully charge, causing voltage errors. To minimize these errors, an input bypass capacitor, C_S , should be used. Charge is shared between C_{IN} and C_S , causing a small voltage error. The magnitude of this error is $A_V = V_{IN} \cdot C_{IN} / (C_{IN} + C_S)$. This error can be made arbitrarily small by increasing C_S .

The averaging effect of the bypass capacitor, C_S , causes another error term. Each time the input switches cycle between the plus and minus inputs, C_{IN} is charged and discharged. The average input current due to this is $I_{AVG} = V_{IN} \cdot C_{IN} \cdot f_S$, where f_S is the sampling frequency. Because the input current is directly proportional to the differential input voltage, the LTC1041 can be said to have an average input resistance of $R_{IN} = V_{IN} / I_{AVG} = 1 / (f_S \cdot C_{IN})$.

Since two comparator inputs are connected in parallel, R_{IN} is one half of this value (see typical curve of R_{IN} versus Sampling Frequency). This finite input resistance causes an error due to the voltage divider between R_S and R_{IN} .

The input voltage error caused by both of these effects is $V_{ERROR} = V_{IN} [2C_{IN} / (2C_{IN} + C_S) + R_S / (R_S + R_{IN})]$.

Example: assume $f_S = 10\text{Hz}$, $R_S = 1\text{M}$, $C_S = 1\mu\text{F}$, $V_{IN} = 1\text{V}$, $V_{ERROR} = 1\text{V} [66\mu\text{V} + 660\mu\text{V}] = 726\mu\text{V}$. Notice that most of the error is caused by R_{IN} . If the sampling frequency is reduced to 1Hz , the voltage error from the input impedance effects is reduced to $136\mu\text{V}$.

Input Voltage Range

The input switches of the LTC1041 are capable of switching either to the V^+ supply or ground. Consequently, the input voltage range includes both supply rails. This is a further benefit of the sampling input structure.

Error Specifications

The only measurable errors on the LTC1041 are the deviations from "ideal" of the upper and lower switching levels (Figure 1b). From a control standpoint, the error in the SET POINT and deadband is critical. These errors may be defined in terms of V_U and V_L .

$$\text{SET POINT error} \equiv \left(\frac{V_U + V_L}{2} \right) - \text{SET POINT}$$

$$\text{deadband error} \equiv (V_U - V_L) - 2 \cdot \text{DELTA}$$

The specified error limits (see electrical characteristics) include error due to offset, power supply variation, gain, time and temperature.

Pulsed Power (V_{P-P}) Output




It is often desirable to use the LTC1041 with resistive networks such as bridges and voltage dividers. The power consumed by these resistive networks can far exceed that of the LTC1041 itself.

At low sample rates the LTC1041 spends most of its time off. A switched power output, V_{P-P} , is provided to drive the input network, reducing its average power as well. V_{P-P} is switched to V^+ during the controller's active time ($\approx 80\mu\text{s}$) and to a high impedance (open circuit) when internal power is switched off.

Figure 3 shows the V_{P-P} output circuit. The V_{P-P} output voltage is not precisely controlled when driving a load (see typical curve of V_{P-P} Output Voltage vs Load Current). In spite of this, high precision can be achieved in two ways: (1) driving ratiometric networks and (2) driving fast settling references.

In ratiometric networks all the inputs are proportional to V_{P-P} (Figure 4). Consequently, the absolute value of V_{P-P} does not affect accuracy.

APPLICATIONS INFORMATION

Figure 3. V_{P-P} Output SwitchFigure 4. Ratiometric Network Driven by V_{P-P} Figure 5. Driving Reference with V_{P-P} Output

If the best possible performance is needed, the inputs to the LTC1041 must completely settle within $4\mu\text{s}$ of the start of the comparison cycle (V_{P-P} high impedance to V^+ transition). Also, it is critical that the input voltages do not change during the $80\mu\text{s}$ active time. When driving resistive input networks with V_{P-P} , capacitive loading should be minimized to meet the $4\mu\text{s}$ settling time requirement. Further, care should be exercised in layout when driving networks with source impedances, as seen by the LTC1041, of greater than $10\text{k}\Omega$ (see For $R_S > 10\text{k}\Omega$).

In applications where an absolute reference is required, the V_{P-P} output can be used to drive a fast settling reference. The LTC1009 2.5V reference settles in $\approx 2\mu\text{s}$ and is ideal for this application (Figure 5). The current through R1 must be large enough to supply the LTC1009 minimum bias current ($\approx 1\text{mA}$) and the load current, I_L .

Internal Oscillator

An internal oscillator allows the LTC1041 to strobe itself. The frequency of the oscillation, and hence the sampling rate, is set with an external RC network (see typical curve, Sampling Rate R_{EXT} , C_{EXT}). R_{EXT} and C_{EXT} are connected as shown in Figure 1. To assure oscillation, R_{EXT} must be between $100\text{k}\Omega$ and $10\text{M}\Omega$. There is no limit to the size of C_{EXT} .

At low sampling rates, R_{EXT} is very important in determining the power consumption. R_{EXT} consumes power continuously. The average voltage at the OSC pin is approximately $V^+/2$, giving a power dissipation of $P_{REXT} = (V^+/2)^2/R_{EXT}$.

Example: assume $R_{EXT} = 1\text{M}\Omega$, $V^+ = 5\text{V}$, $P_{REXT} = (2.5)^2/10^6 = 6.25/\mu\text{W}$. This is approximately four times the power consumed by the LTC1041 at $V^+ = 5\text{V}$ and $f_S = 1$ sample/second. Where power is a premium, R_{EXT} should be made as large as possible. Note that the power dissipated by R_{EXT} is *not* a function of f_S or C_{EXT} .

If high sampling rates are needed and power consumption is of secondary importance, a convenient way to get the maximum possible sampling rate is to make $R_{EXT} = 100\text{k}\Omega$ and $C_{EXT} = 0$. The sampling rate, set by the controller's active time, will nominally be $\approx 10\text{kHz}$.

To synchronize the Sampling of the LTC1041 to an external frequency source, the OSC pin can be driven by a CMOS gate. A CMOS gate is necessary because the input trip points of the oscillator are close to the supply rails and TTL does not have enough output swing. Externally driven, there will be a delay from the rising edge of the OSC input and the start of the sampling cycle of approximately $5\mu\text{s}$.

The diagram shows a motor speed control circuit. A 1N4002 diode is connected to a V+ supply. The diode's cathode is connected to the MOTOR+ terminal of a motor. The motor's other terminal is connected to a TACH terminal. The TACH terminal is connected to a 100k resistor, which is then connected to a 10k resistor leading to ground. The motor's other terminal is connected to a 2N6387 transistor. The transistor's base is connected to the TACH terminal. The transistor's emitter is connected to ground. The transistor's collector is connected to the input of the LTC1041. The LTC1041 is a pink rectangular block with pins 1 through 8. Pin 1 is connected to the transistor's collector. Pin 2 is connected to ground. Pin 3 is connected to ground. Pin 4 is connected to ground. Pin 5 is connected to ground. Pin 6 is connected to a 320k resistor, which is then connected to ground. Pin 7 is connected to a 1.1k resistor, which is then connected to a 320pF capacitor, which is then connected to ground. Pin 8 is connected to a V+ supply. The output of the LTC1041 is connected to a 500Ω resistor, which is then connected to ground. The output is also connected to a 24k resistor, which is then connected to a 20k resistor, which is then connected to a 3k resistor, which is then connected to a SPEED DEMAND terminal. The SPEED DEMAND terminal is also connected to a 500Ω resistor, which is then connected to ground. The output is also connected to an LT1009 diode, which is then connected to ground.


LTC1041 • TA03

[illegible]

LTC1041 • TA04


PACKAGE DESCRIPTION

J8 Package 8-Lead Cerdip (Narrow .300 Inch, Hermetic) (Reference LTC DWG # 05-08-1110)




OBSOLETE PACKAGE

N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)



S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



1041fa