

# 128K x 16 Static RAM

#### **Features**

- Low voltage range:
   CY62136V: 2.7V-3.6V
- Ultra-low active, standby power
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- · TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- CMOS for optimum speed/power Functional Description


The CY62136V is a high-performance CMOS static RAM organized as 131,072 words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>TM</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{\text{CE}}$  HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$ 

HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH),  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the Truth Table at the back of this data sheet for a complete description of read and write modes.


The CY62136V is available in 48-ball FBGA and standard 44-pin TSOP Type II (forward pinout) packaging.



MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation.



### Pin Configurations (continued)





6

NC

 $I/Q_0$ 

1/02

 $V_{CC}$ 

Α

В

С

D

G

$$(I/O_{15})$$
  $(NC)$   $(A_{12})$   $(A_{13})$   $(\overline{WE})$   $(I/O_7)$ 

NC  $A_{11}$  $A_8$ NC Н

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential.....-0.5V to +4.6V

DC Voltage Applied to Outputs in High Z State <sup>[1]</sup>	0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[1]</sup>	
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Device	Range	Ambient Temperature	V <sub>cc</sub>
CY62136V	Industrial	−40°C to +85°C	2.7V to 3.6V

### **Product Portfolio**

						Power Di	ssipation (lı	ndustrial)
	V <sub>CC</sub> Range				Opera	Operating (I <sub>CC</sub> )		tandby (I <sub>SB2</sub> )
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[2]</sup>	V <sub>CC(max.)</sub>	Power	Typ. <sup>[2]</sup>	Maximum	Typ. <sup>[2]</sup>	Maximum
CY62136V	2.7V	3.0V	3.6V	LL	7 mA	15 mA	1 μΑ	15 µA

- V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> Typ, T<sub>A</sub> = 25°C.



# **Electrical Characteristics** Over the Operating Range

						CY62136\	<i>'</i>	
Parameter	Description	Test Condi	tions		Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7$	7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2.7$	7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 3.6$	6V	2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 2.7$	7V	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$	$GND \le V_1 \le V_{CC}$			<u>+</u> 1	+1	μΑ
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Ou	$GND \le V_O \le V_{CC}$ , Output Disabled			+1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC},$ CMOS levels	V <sub>CC</sub> = 3.6	6V		7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 MHz, CMOS Levels				1	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\label{eq:center_constraints} \begin{split} \overline{CE} &\geq V_{CC} - 0.3V, \\ V_{IN} &\geq V_{CC} - 0.3V \text{ or } \\ V_{IN} &\leq 0.3V, \ f = f_{MAX} \end{split}$					100	μΑ
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs		V <sub>CC</sub> = 3.6V	LL		1	15	μΑ

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

### **Thermal Resistance**


Description	Test Conditions	Symbol	BGA	TSOPII	Unit
Thermal Resistance (Junction to Ambient) <sup>[3]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	60	°C/W
Thermal Resistance (Junction to Case) <sup>[3]</sup>		Θ <sub>JC</sub>	16	22	°C/W


#### Note


<sup>3.</sup> Tested initially and after any design or process changes that may affect these parameters.




## **AC Test Loads and Waveforms**







THÉVENIN EQUIVALENT Equivalent to:




Parameters	3.0V	UNIT
R1	1105	Ohms
R2	1550	Ohms
R <sub>TH</sub>	645	Ohms
V <sub>TH</sub>	1.75V	Volts

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[5]</sup>		Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current	$\begin{split} & \frac{V_{CC}}{\text{CE}} = 1.0\text{V} \\ & \text{CE} \geq V_{CC} - 0.3\text{V}, \\ & V_{\text{IN}} \geq V_{CC} - 0.3\text{V or} \\ & V_{\text{IN}} \leq 0.3\text{V} \\ & \text{No input may exceed} \\ & V_{CC} + 0.3\text{V} \end{split}$	LL		0.5	7.5	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time			70			ns

### **Data Retention Waveform**



- Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 ms or stable at V<sub>CC(min)</sub> ≥ 100 ms.
   Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V<sub>CC</sub> typ., and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.




## Switching Characteristics Over the Operating Range<sup>[5]</sup>

		55	ns	70	) ns	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE				I	l .	
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		25		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25		25	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		55		70	ns
t <sub>DBE</sub>	BLE / BHE LOW to Data Valid		25		35	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z <sup>[6, 7]</sup>	5		5		ns
t <sub>HZBE</sub>	BLE / BHE HIGH to High Z <sup>[8]</sup>		25		25	ns
WRITE CYCLE <sup>[8,</sup>	9]			П	·	1
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		50		ns
t <sub>BW</sub>	BLE / BHE LOW to Write End	50		60		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	5		10		ns

## **Switching Waveforms**






- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> for any given device.
  t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
  The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
  The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
  Device is continuously selected. OE, CE = V<sub>IL</sub>.
  WE is HIGH for read cycle.




## Switching Waveforms (continued)

# Read Cycle No. 2 $^{[11, 12]}$









- Address valid prior to or coincident with CE transition LOW.
   Data I/O is high impedance if OE = V<sub>II</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)









# Switching Waveforms (continued)


# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[15]






# **Typical DC and AC Characteristics**







## **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	High Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Deselect/Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )





## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62136VLL-55ZI	Z44	44-Pin TSOP II	Industrial
	CY62136VLL-55BAI	BA48	48-Ball Fine Pitch BGA	]
70	CY62136VLL-70ZI	Z44	44-Pin TSOP II	]
	CY62136VLL-70BAI	BA48	48-Ball Fine Pitch BGA	]

## **Package Diagrams**

### 48-Ball (7.00 mm x 7.00 mm) FBGA BA48









## Package Diagrams (continued)


### 44-Pin TSOP II Z44


D[MENS] IN MM (INCH)

MAX
MIN.











Document Title: CY62136V MoBL™ 128K x 16 Static RAM Document Number: 38-05087								
REV.	ECN NO.	Issue Date	Oreg. of Change	Description of Change				
**	107347	05/25/01	SZV	Change from Spec #: 38-00728 to 38-05087				