

HD74LS273 ● Octal D-type Positive-edge-triggered Flip-Flops (with Clear)

The HD74LS273, positive-edge-triggered flip-flops utilize LS TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse.

Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse.


When the clock input is at either the high or low level, the D input signal has no effect at the output.

FUNCTION TABLE

Inputs			Output
Clear	Clock	D	Q
L	x	x	L
H	↑	H	H
H	↑	L	L
H	L	x	Q ₀


Notes: H = high level, L = low level,
X = irrelevant
↑ = transition from low to high level
Q₀ = level of Q before the indicated steady-state input conditions were established.

PIN ARRANGEMENT



(Top View)

BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply voltage	V_{CC}	4.75	5.00	5.25	V
Output current	I_{OH}	—	—	-400	μA
	I_{OL}	—	—	8	mA
Clock frequency	f_{clock}	0	—	30	MHz
Clock and clear pulse width	t_w	20	—	—	ns
Setup time	Data	20 ↑	—	—	ns
	Clear inactive-state	25 ↑	—	—	
Data hold time	t_h	5 ↑	—	—	ns

Note) ↑ : The arrow indicates the rising edge of clock pulse.

HD74LS273

■ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$)

Item	Symbol	Test Conditions	min	typ*	max	Unit
Input voltage	V_{IH}		2.0	—	—	V
	V_{IL}		—	—	0.8	V
Output voltage	V_{OH}	$V_{CC}=4.75\text{V}$, $V_{IH}=2\text{V}$, $V_{IL}=0.8\text{V}$, $I_{OH}=-400\mu\text{A}$	2.7	—	—	V
	V_{OL}	$V_{CC}=4.75\text{V}$, $V_{IH}=2\text{V}$, $I_{OL}=8\text{mA}$	—	—	0.5	V
		$V_{IL}=0.8\text{V}$, $I_{OL}=4\text{mA}$	—	—	0.4	
Input current	I_I	$V_{CC}=5.25\text{V}$, $V_I=7\text{V}$	—	—	0.1	mA
	I_{IH}	$V_{CC}=5.25\text{V}$, $V_I=2.7\text{V}$	—	—	20	μA
	I_{IL}	$V_{CC}=5.25\text{V}$, $V_I=0.4\text{V}$	—	—	-0.4	mA
Short-circuit output current	I_{OS}	$V_{CC}=5.25\text{V}$	-20	—	-100	mA
Supply current	I_{CC}^{**}	$V_{CC}=5.25\text{V}$	—	17	27	mA
Input clamp voltage	V_{IK}	$V_{CC}=4.75\text{V}$, $I_{IN}=-18\text{mA}$	—	—	-1.5	V


* $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$

** : With all outputs open and 4.5V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5V is applied to clock.

■SWITCHING CHARACTERISTICS ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$)


Item	Symbol	Inputs	Test Conditions	min	typ	max	Unit
Maximum clock frequency	f_{max}	Clock	$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$	30	—	—	MHz
Propagation Delay Time	t_{PHL}	Clear		—	18	27	ns
	t_{PLH}	Clock		—	17	27	
	t_{PHL}			—	18	27	

■TESTING METHOD




- Notes: 1. C_L includes probe and jig capacitance.
2. All diodes are 1S2074 $\oplus$.

Waveform-1



- Notes: 1. Input pulse; $t_{TLH} \leq 15\text{ns}$, $t_{THL} \leq 6\text{ns}$
Clock input; $\text{PRR} = 1\text{MHz}$, duty cycle 50%
Data input; $\text{PRR} = 500\text{kHz}$, duty cycle 50%

Waveform-2




Note: Input pulse; $t_{TLH} \leq 15\text{ns}$, $t_{THL} \leq 6\text{ns}$, $\text{PRR} = 1\text{MHz}$.

PACKAGING INFORMATION

T-90-20


Factory orders for circuits described in this databook should include a three-part type number as explained in the following example.

HD 74LS00 P




■ Plastic DIP


● 14 Pin




● 16 Pin



● 20 Pin



● 24 Pin




Hitachi America Ltd. • 2210 O'Toole Ave. • San Jose, CA 95131 • (408) 435-8300

T-90-20


PACKAGING INFORMATION

■Cerdip


●14 Pin



●16 Pin



●20 Pin



●24 Pin

