

## 32K x 16 Static RAM

#### **Features**

- Pin- and function-compatible with CY7C1020V33
- High speed
  - —t<sub>AA</sub> = 10, 12, 15 ns
- · CMOS for optimum speed/power
- · Low active power
  - 360 mW (max.)
- Automatic power-down when deselected
- · Independent control of upper and lower bits
- Available in 44-pin TSOP II

#### **Functional Description**


The CY7C1020CV33 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{14}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1020CV33 is available in standard 44-pin TSOP Type II packages.



#### Selection Guide

	1020CV33-10	1020CV33-12	1020CV33-15	Unit
Maximum Access Time	10	12	15	ns
Maximum Operating Current	90	85	80	mA
Maximum CMOS Standby Current	5	5	5	mA



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}\,....\,-0.5V$  to +4.6V DC Voltage Applied to Outputs in High-Z State  $^{[1]}$  ......-0.5V to  $\rm V_{CC}$  + 0.5V

DC Input Voltage <sup>[1]</sup>	$-0.5$ V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V \pm 10\%$
Industrial	-40°C to +85°C	3.3V ± 10%

#### **Electrical Characteristics** Over the Operating Range

			1020C	V33-10	1020CV33-12		1020CV33-15		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub> Input Load Current GND ≤ V <sub>I</sub>		$GND \le V_1 \le V_{CC}$	-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output $S = \{ S \mid S \}$ Output $S = \{ S \mid S \}$ Output Disabled		-1	+1	-1	+1	-1	+1	μА
I <sub>OS</sub> <sup>[2]</sup>	Output Short $V_{CC} = Max.,$ Circuit Current $V_{OUT} = GND$			-300		-300		-300	mA
Icc				90		85		80	mA
$ \begin{array}{c c} I_{SB1} & \text{Automatic CE} \\ \text{Power-down Current} \\ -TTL \ Inputs & \begin{array}{c} \underline{\text{Max}}.\ V_{CC}, \\ \overline{\text{CE}} \geq V_{IH} \\ V_{IN} \geq V_{IH} \ \text{or} \\ V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array} $		$CE \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ ,		15		15		15	mA
$\begin{array}{c c} I_{SB2} & \text{Automatic CE} \\ \text{Power-down Current} \\ -\text{CMOS Inputs} & V_{CC}, \\ \hline V_{CC} - 0.3V, V_{IN} \geq \\ V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \text{f} = 0 \end{array}$			5		5		5	mA	

#### Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	8	pF

#### Notes:

 $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Tested initially and after any design or process changes that may affect these parameters.



#### AC Test Loads and Waveforms<sup>[4]</sup>



#### Switching Characteristics Over the Operating Range<sup>[4]</sup>

		10200	V33-10	1020C	V33-12	1020CV33-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	•		•	•	•	•	•	•
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[5]</sup>	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[5]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>PU</sub> <sup>[7]</sup>	CE LOW to Power-up	0		0		0		ns
t <sub>PD</sub> <sup>[7]</sup>	CE HIGH to Power-down		10		12		15	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6		7	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		5		6		7	ns
Write Cycle <sup>[8]</sup>		•				•	•	
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	8		9		10		ns
t <sub>AW</sub>	Address Set-up to Write End	7		8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		10		ns
t <sub>SD</sub>	Data Set-up to Write End	5		6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[5]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		9		ns

#### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

  At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

  t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.


  This parameter is guaranteed by design and is not tested.

  The internal Write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a Write, and the transition of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.




## **Switching Waveforms**

## Read Cycle No. $1^{[9, 10]}$



## Read Cycle No. 2 (OE Controlled)[10, 11]




#### Notes:


- Device is continuously selected. OE, CE, BHE and/or BHE = V<sub>IL</sub>.
   WE is HIGH for Read cycle.
   Address valid prior to or coincident with CE transition LOW.



## Switching Waveforms (continued)



#### Write Cycle No. 2 (BLE or BHE Controlled)




 <sup>12.</sup> Data I/O is high impedance if OE or BHE and/or BLE = V<sub>IH</sub>.
 13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

## Write Cycle No. 3 (WE Controlled)



## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> –I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
Н	Х	Х	Х	Χ	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read—All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High-Z	Read—Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High-Z	Data Out	Read—Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write—All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High-Z	Write—Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High-Z	Data In	Write—Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1020CV33-10ZC	Z44	44-lead TSOP Type II	Commercial
	CY7C1020CV33-10ZI	Z44	44-lead TSOP Type II	Industrial
12	CY7C1020CV33-12ZC	Z44	44-lead TSOP Type II	Commercial
	CY7C1020CV33-12ZI	Z44	44-lead TSOP Type II	Industrial
15	CY7C1020CV33-15ZC	Z44	44-lead TSOP Type II	Commercial
	CY7C1020CV33-15ZI	Z44	44-lead TSOP Type II	Industrial





#### **Package Diagrams**


#### 44-Pin TSOP II Z44

DIMENSION IN MM (INCH)









All products and company names mentioned in this document may be the trademarks of their respective holders.



Document Title: CY7C1020CV33 32K x 16 Static RAM Document Number: 38-05133							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	109428	12/16/01	HGK	New Data Sheet			
*A	115045	05/30/02	HGK	I <sub>CC</sub> and I <sub>SB1</sub> data modified			
*B	117615	08/14/02	DFP	Pin 1= NC Pin 18 = A4; remove SOJ package option; remove 8ns option.			