NXP Semiconductors

Data Sheet: Technical Data

An Energy Efficient Solution by NXP

MC9S08QL8

Document Number: MC9S08QL8

MC9S08QL8 Series

Covers: MC9S08QL8 and MC9S08QL4

Features

- 8-Bit HCS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature range of –40 °C to 85 °C
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- · On-Chip Memory
 - Up to 8 KB flash memory read/program/erase over full operating voltage and temperature
 - Up to 512 bytes random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-Saving Modes
 - Two very low power stop modes
 - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
 - Low power run
 - Low power wait
 - 6 μs typical wakeup time from stop3 mode
 - Typical stop current of 250 nA at 3 V, 25 °C
- Clock Source Options
 - Oscillator (XOSC) Very low-power, loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports bus frequencies from 1 MHz to 10 MHz
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection

20-Pin TSSOP Case 948E



16-Pin TSSOP Case 948F

Rev. 1, 07/2018

- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- · Peripherals
 - ADC 8-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V.
 - ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; output can be tied internally to TPM input capture; operation in stop3
 - TPM One 1-channel timer/pulse-width modulator (TPM) module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; ACMP output can be tied internally to input capture
 - MTIM 8-bit modulo timer module with optional prescaler
 - RTC (Real-time counter) 8-bit modulo counter with binary or decimal based prescaler; external clock source for precise time base, time-of-day, calendar or task scheduling functions; free running on-chip low power oscillator (1 kHz) for cyclic wakeup without external components; runs in all MCU modes
 - SCI Full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wakeup on active edge
 - KBI 8-pin keyboard interrupt with selectable edge and level detection modes
- Input/Output
 - 18 GPIOs include one input-only and one output-only pin.
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins except PTA5.
- · Package Options
 - 20-pin TSSOP, 16-pin TSSOP

NXP reserves the right to change the production detail specifications as may be required to permit improvements in the design of its products.

© 2018 NXP B.V. All rights reserved.



Table of Contents

1.	Ordering Information		4.10.2.TPM Module Timing	. 20
2.	MCU Block Diagram 4		4.11. Analog Comparator (ACMP) Electricals	. 2
3.	Pin Assignments 5		4.12. ADC Characteristics	. 2
	Electrical Characteristics		4.13. Flash Specifications	. 2
	4.1. Introduction		4.14. EMC Performance	. 26
	4.2. Parameter Classification	5.	Part Identification	. 27
	4.3. Absolute Maximum Ratings 7	6.	Package Information	. 28
	4.4. Thermal Characteristics 8		6.1. Mechanical Drawings	
	4.5. ESD Protection and Latch-Up Immunity 9			
	4.6. DC Characteristics			
	4.7. Supply Current Characteristics			
	4.8. External Oscillator (XOSC) Characteristics 15			
	4.9. Internal Clock Source (ICS) Characteristics 17			
	4.10. AC Characteristics			
	4.10.1.Control Timing			
	taran da antara da a			

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://nxp.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes			
0	06/12/2018	Initial creation.			
1	07/16/2018	Added TSSOP 20 package mechanical drawing.			

Related Documentation

Find the most current versions of all documents at: http://www.nxp.com

Reference Manual (MC9S08QL8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

1 Ordering Information


Table 1. Ordering Information

Part Number	MC98	508QL8	MC9s	508QL4
r ait ivuilibei	CTJ	CTG	CTJ	CTG
Max. frequency (MHz)	20	20	20	20
Flash memory (KB)	8	8	4	4
RAM (B)	512	512	256	256
12-bit ADC	8 ch	8 ch	8 ch	8 ch
ACMP	1	1	1	1
16-bit TPM	1 ch	1 ch	1 ch	1 ch
8-bit Modulo timer	1	1	1	1
RTC	Yes	Yes	Yes	Yes
SCI (LIN Capable)	1	1	1	1
KBI pins	8	8	8	8
GPIO ¹	18	14	18	14
Package	20-TSSOP	16-TSSOP	20-TSSOP	16-TSSOP

¹ Port I/O count includes the output-only PTA4 and the input-only PTA5 pins.

2 MCU Block Diagram

The block diagram shows the structure of the MC9S08QL8 MCU.



[•] pins not available on 16-pin package

Figure 1. MC9S08QL8 Series Block Diagram

 $^{^{1}~\}rm V_{DDA}/\rm V_{REFH}$ and $\rm V_{SSA}/\rm V_{REFL}$ are double bonded to $\rm V_{DD}$ and $\rm V_{SS}$

3 Pin Assignments

This chapter shows the pin assignments for the MC9S08QL8 series devices.

Table 2. Pin Availability by Package Pin-Count

Pin Number		< Lowest Priority > Highest						
20	16	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
1	1	PTA5	IRQ	TCLK	RESET			
2	2	PTA4	ACMPO	BKGD	MS			
3	3					V_{DD}		
4	4					V _{SS}		
5	5	PTB7				EXTAL		
6	6	PTB6				XTAL		
7	7	PTB5	TPMCH0 ¹					
8	8	PTB4						
9	_	PTC3						
10	_	PTC2						
11	_	PTC1						
12	_	PTC0						
13	9	PTB3	KBIP7		ADP7			
14	10	PTB2	KBIP6		ADP6			
15	11	PTB1	KBIP5	TxD	ADP5			
16	12	PTB0	KBIP4	RxD	ADP4			
17	13	PTA3	KBIP3		ADP3			
18	14	PTA2	KBIP2		ADP2			
19	15	PTA1	KBIP1		ADP1 ²	ACMP-2		
20	16	PTA0	KBIP0	TPMCH0	ADP0 ²	ACMP+ ²		

¹ TPMCH0 pin can be repositioned using at PTB5 TPMCH0PS in SOPT2, default reset location is PTA0.

 $^{^{2}\,}$ If ADC and ACMP are enabled, both modules will have access to the pin.

Pin Assignments



Pins shown in bold type are lost in the next lower pin count package.

Figure 2. MC9S08QL8 Series in 20-Pin TSSOP Package




Figure 3. MC9S08QL8 Series in 16-Pin TSSOP Package

4.1 Introduction

This chapter contains electrical and timing specifications for the MC9S08QL8 series of microcontrollers available at the time of publication.

4.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 3. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

4.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	±25	mA
Storage temperature range	T _{stg}	-55 to 150	°C

Table 4. Absolute Maximum Ratings

4.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 5. Thermal Characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H -40 to 85	°C
Maximum junction temperature	T_JM	95	°C
Thermal resistance 16-pin TSSOP	$\theta_{\sf JA}$	129	°C/W

The average chip-junction temperature (T_J) in ${}^{\circ}C$ can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, °C θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W $P_D = P_{int} + P_{I/O}$

MC9S08QL8 Series MCU Data Sheet, Rev. 1

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^{^2~}$ All functional non-supply pins, except for PTA5 are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power $P_{I/O} = Power$ dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and P_D are obtained by solving Equation 1 and Equation 2 iteratively for any value of P_D .

4.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
,	Number of pulses per pin	_	3	
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	
Latch-up	Minimum input voltage limit		-2.5	V
Laten-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

MC9S08QL8 Series MCU Data Sheet, Rev. 1

Table 7. ESD and Latch-Up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Charge device model (CDM)	V _{CDM}	±500	_	V
3	Latch-up current at T _A = 85°C	I _{LAT}	±100	_	mA

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

4.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 8. DC Characteristics

Num	С	C	Characteristic	Symbol			Typical ¹	Max	Unit
1	Р	operating remage		V_{DD}	_	1.8	_	3.6	V
	С		All I/O pins, low-drive strength		$V_{DD} > 1.8 V$, $I_{Load} = -2 \text{ mA}$	V _{DD} – 0.5	_	_	
2	Р	Output high voltage	All I/O pins,	V _{OH}	$V_{DD} > 2.7 \text{ V},$ $I_{Load} = -10 \text{ mA}$	V _{DD} - 0.5	_	_	٧
	С		high-drive strength		V _{DD} > 1.8V, I _{Load} = -2 mA	V _{DD} – 0.5	_	_	
3	D	Output high current	Max total I _{OH} for all ports	I _{OHT}	V _{OUT} < V _{DD}	0	_	-80	mA
	С		All I/O pins, low-drive strength		$V_{DD} > 1.8 V$, $I_{Load} = 0.6 mA$	_	_	0.5	
4	Р	Output low voltage	All I/O pins,	V _{OL}	V _{DD} > 2.7 V, I _{Load} = 10 mA	_	_	0.5	٧
	С		high-drive strength		$V_{DD} > 1.8 V$, $I_{Load} = 3 \text{ mA}$	_	_	0.5	
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}	$V_{OUT} > V_{SS}$	0	_	80	mA
6	Р	Input high all digital inputs	V _{IH}	V _{DD} > 2.7 V	0.70 x V _{DD}	_	_		
	С	voltage	all digital iliputs	V IH	V _{DD} > 1.8 V	0.85 x V _{DD}	_	_	V
7	Р	Input low	all digital inputs	V _{IL}	$V_{DD} > 2.7 \text{ V}$	_	_	0.35 x V _{DD}	v
'	С	voltage	ali digital inputs	VIL	V _{DD} > 1.8 V	_	_	0.30 x V _{DD}	
8	С	Input hysteresis	all digital inputs	V _{hys}	_	0.06 x V _{DD}	_	_	mV
9	Р	Input leakage current	all input only pins (Per pin)	I _{In}	$V_{In} = V_{DD}$ or V_{SS}	_	_	200	nA
10	Р	Hi-Z (off-state) leakage current	all input/output (per pin)	I _{OZ}	$V_{In} = V_{DD}$ or V_{SS}	_	_	200	nA

MC9S08QL8 Series MCU Data Sheet, Rev. 1

Table 8. DC Characteristics (continued)

Num	С	(Characteristic	Symbol	Condition	Min	Typical ¹	Max	Unit
10	С	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	l _{oztot}	$V_{In} = V_{DD}$ or V_{SS}	_	_	2	μА
11	Р	Pullup, Pulldown resistors	all digital inputs except PTA5/IRQ/TCLK/RESET, when enabled	R _{PU,} R _{PD}	_	17.5	_	52.5	kΩ
12	С	Pullup, Pulldown resistors	PTA5/IRQ/TCLK/RESET, when enabled ²	R _{PU,} R _{PD}	_	17.5	_	52.5	kΩ
	D	DC injection				-0.2	_	0.2	mA
13		current ^{3, 4,}	Total MCU limit, includes sum of all stressed pins	I _{IC}	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	- 5	_	5	mA
14	С	Input Capacit	tance, all pins	C _{In}	_	_	_	8	pF
15	С	RAM retention	n voltage	V_{RAM}	_	_	0.6	1.0	V
16	С	POR re-arm	voltage ⁶	V_{POR}	_	0.9	1.4	2.0	V
17	D	POR re-arm	time	t _{POR}	_	10	_	_	μS
18	Р	Low-voltage detection threshold		V _{LVD}	V _{DD} falling V _{DD} rising	1.80 1.88	1.84 1.92	1.88 1.96	V
19	Р	Low-voltage warning threshold		V_{LVW}	V _{DD} falling V _{DD} rising	2.08	2.14	2.26	V
20	С	Low-voltage inhibit reset/recover hysteresis		V _{hys}	_	_	80	_	mV
21	Р	Bandgap Vol	tage Reference ⁷	V_{BG}	_	1.15	1.17	1.18	V

¹ Typical values are measured at 25 °C. Characterized, not tested

² The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear lower when measured externally on the pin.


³ All functional non-supply pins, except for PTA5 are internally clamped to V_{SS} and V_{DD}.

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁶ Maximum is highest voltage that POR is guaranteed.

⁷ Factory trimmed at V_{DD} = 3.0 V, Temp = 25 °C







Figure 4. Pullup and Pulldown Typical Resistor Values ($V_{DD} = 3.0 \text{ V}$)







Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)






Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 7. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

4.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit	Temp (°C)
1	Р	Run supply current	RI _{DD}	10 MHz		5.60	6	mA	–40 to 85°C
'	Т	FEI mode, all modules on	IXIDD	1 MHz	3	0.80	_	IIIA	-40 to 65 C
2	Т	Run supply current	RI _{DD}	10 MHz		3.60	_	mA	–40 to 85°C
	Т	FEI mode, all modules off	INDD	1 MHz	3	0.75	_	ША	-10 10 00 0
3	Т	Run supply current LPRS=0, all modules off	RI _{DD}	16 kHz FBILP	3	165	_	μА	–40 to 85°C
	Т		טטאז	16 kHz FBELP	3	105	_	μΑ	- 4 0 to 05 C
4	Т	Run supply current LPRS=1, all modules off	RI _{DD}	16 kHz FBELP	3	7.3	_	μА	–40 to 85°C
5	Т	Wait mode supply current	WI _{DD}	10 MHz	3	570	_	μА	–40 to 85°C
	Т	FEI mode, all modules off	VVIDD	1 MHz		290	_	μΛ	-40 to 65 C
6	Т	Wait mode supply current LPRS = 1, all mods off	WI _{DD}	16 kHz FBELP	3	1	_	μА	–40 to 85°C
	Р			_		0.25	0.65		–40 to 25°C
	С			_	3	0.5	0.8		70°C
7	Р	Stop2 mode supply current	S2I _{DD}	_		1	2	μА	85°C
'	С	Stop2 mode supply dufferit	OZI _{DD}	_		0.2	0.5	μπ	–40 to 25°C
	С			_	2	0.3	0.6		70°C
	С			_		0.7	1.6		85°C
	Р			_		0.45	0.80		–40 to 25°C
	С			_	3	1 1.8	1.8		70°C
8	Р	Stop3 mode supply current	S3I _{DD}			3	5.8	μΑ	85°C
	С	no clocks active	DD DD	_		0.3 0.6		–40 to 25°C	
	С				2	0.8	1.5		70°C
	С			_		2.5	5.0		85°C

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Table 10. Stop Mode Adders

Num	Num C Parameter Condition			Tempe	erature		Units	
Num		raiametei	Condition	-40 °C	25 °C	70 °C	85 °C	Office
1	Т	LPO	_	50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN ¹	_	63	70	77	81	μΑ
4	Т	RTC	Does not include clock source current	50	75	100	150	nA
5	Т	LVD ¹	LVDSE = 1	90	100	110	115	μА
6	Т	ACMP ¹	Not using the bandgap (BGBE = 0)	18	20	22	23	μА
7	Т	ADC ¹	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	106	114	120	μА

¹ Not available in stop2 mode.

4.8 External Oscillator (XOSC) Characteristics

Reference Figure 9 and Figure 10 for crystal or resonator circuits.

Table 11. XOSCVLP and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1	_ _ _	38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂	See Note ² See Note ³			
3	D	Feedback resistor Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range (RANGE = 1, HGO = X)	R _F		— 10 1		МΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz		_ _ _ _			kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high gain High range, low power High range, high gain	t CSTL t CSTH	_ _ _ _	600 400 5 15	_ _ _ _	ms

Table 11. XOSCVLP and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0		20 20	MHz

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

⁴ Proper PC board layout procedures must be followed to achieve specifications.




Figure 9. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 10. Typical Crystal or Resonator Circuit: Low Range/Low Power

Load capacitors $(C_1 C_2)$, feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.

³ See crystal or resonator manufacturer's recommendation.

4.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
1	Р	Average internal reference frequency — factory trimmed at V _{DD} = 3.6 V and temperature = 25 °C	f _{int_t}	_	32.768	_	kHz
2	Р	Internal reference frequency — user trimmed	f _{int_ut}	31.25	_	39.06	kHz
3	Т	Internal reference start-up time	t _{IRST}	_	60	100	μS
4	Р	DCO output frequency range — Low range (DRS = 00) trimmed ²	f _{dco_t}	16	_	20	MHz
5	Р	DCO output frequency ² Reference = 32768 Hz and DMX32 = 1	f _{dco_DMX32}		19.92		MHz
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco_res_t}$	_	±0.1	±0.2	%f _{dco}
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}
8	С	Total deviation of DCO output from trimmed frequency ³ Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C	Δf_{dco_t}	_	-1.0 to 0.5 ±0.5	± 2 ± 1	%f _{dco}
10	С	FLL acquisition time ⁴	t _{Acquire}	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) ⁵	C _{Jitter}	_	0.02	0.2	%f _{dco}

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This parameter is characterized and not tested on each device.

This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 11. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

4.10 AC Characteristics

This section describes timing characteristics for each peripheral system.


4.10.1 Control Timing

Table 13. Control Timing

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	DC	_	10	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μS
3	D	External reset pulse width ²	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μs
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}	_	_	ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}	_	_	ns
9	D	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		16 23		ns
9		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		5 9		ns
10	D	Voltage regulator recovery time	t _{VRR}	_	4	_	μs

¹ Typical values are based on characterization data at V_{DD} = 3.0 V, 25 °C unless otherwise stated.

 $^{^{5}}$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40°C to 85°C.



MC9S08QL8 Series MCU Data Sheet, Rev. 1

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.





Figure 13. IRQ/KBIPx Timing

4.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TEXT}	DC	1/4 f _{op}	MHz
2	D	External clock period	t _{TEXT}	4	_	t _{CYC}
3	D	External clock high time	t _{TCLKH}	1.5	_	t _{CYC}
4	D	External clock low time	t _{TCLKL}	1.5	_	t _{CYC}
5	D	Input capture pulse width	f _{ICPW}	1.5	_	t _{CYC}

Table 14. TPM Input Timing



MC9S08QL8 Series MCU Data Sheet, Rev. 1

4.11 Analog Comparator (ACMP) Electricals

Table 15. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{PWR}	1.8	_	3.6	V
D	Supply current (active)	I _{DDAC}	_	20	35	μА
D	Analog input voltage	V _{AIN}	$V_{SS} - 0.3$	_	V_{DD}	V
Р	Analog input offset voltage	V _{AIO}	_	20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	_	_	1.0	μА
С	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS

4.12 ADC Characteristics

Table 16. 12-Bit ADC Operating Conditions

Characteristic	Conditions	Symbol	Min	Typical ¹	Max	Unit	Comment
	Absolute	V_{DDA}	1.8	_	3.6	V	
Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	
Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA}) ²	ΔV_{SSA}	-100	0	100	mV	
Supply Current	Stop, Reset, Module Off	I _{DDAD}	_	0.007	0.8	μΑ	
Input Voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input Capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input Resistance		R _{ADIN}	_	5	7	kΩ	
	12 bit mode $f_{ADCK} > 4MHz$ $f_{ADCK} < 4MHz$		_	_ _	2 5		
Analog Source Resistance	10 bit mode $f_{ADCK} > 4MHz$ $f_{ADCK} < 4MHz$	R _{AS}		_ _	5 10	kΩ	External to MCU
	8 bit mode (all valid f _{ADCK})		_	_	10		
ADC	High Speed (ADLPC = 0)		0.4	_	8.0	N.41.1-	
Conversion Clock Freq.	Low Power (ADLPC = 1)	f _{ADCK}	0.4	_	4.0	MHz	

Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.

NOTE

 V_{DDA}/V_{SSA} pins do not exist in package. The signals are derived internally by double bonding to $V_{DD}\!/V_{SS}$ pair of pins.




Figure 15. ADC Input Impedance Equivalency Diagram

Table 17. 12-Bit ADC Characteristics ($V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA}$)

Characteristic	Conditions	С	Symbol	Min	Typical ¹	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		Т	I _{DDAD}	_	120	_	μА	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		Т	I _{DDAD}	_	202	_	μА	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		Т	I _{DDAD}	1	288	l	μА	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		Т	I _{DDAD}	l	0.532	1	mA	
Supply Current	Stop, Reset, Module Off	Т	I _{DDAD}	1	0.007	0.8	μΑ	
ADC	High Speed (ADLPC = 0)	P	£	2	3.3	5	MHz	t _{ADACK} =
Asynchronous Clock Source	Low Power (ADLPC = 1)		f _{ADACK}	1.25	2	3.3	IVITZ	1/f _{ADACK}
Conversion Time (Including	Short Sample (ADLSMP = 0)	Т	+	_	20	_	ADCK	
sample time)	Long Sample (ADLSMP = 1)	- 	t _{ADC}		40		cycles	See reference manual for
Sample Time	Short Sample (ADLSMP = 0)	T			3.5		ADCK	conversion time variances
Campic Time	Long Sample (ADLSMP = 1)	'	t _{ADS}	ı	23.5	ı	cycles	
Total	12-bit mode	Т		1		1		
Unadjusted Error	10-bit mode	Р	E _{TUE}	1	±1.5	1	LSB ²	Includes quantization
	8-bit mode	Т		_	±0.7	_		
	12-bit mode	Т		_	_	_		
Differential	10-bit mode	Р	DNL	-	±0.5	1	LSB ²	
Non-Linearity	8-bit mode	Т		1	±0.3	_		
	Monotonicity and No-Missin	g-Code:	s guarantee	d				
	12-bit mode	Т		_	_			
Integral Non-Linearity	10-bit mode	С	INL		±0.5	_	LSB ²	
-	8-bit mode			_	±0.3	_		

Table 17. 12-Bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symbol	Min	Typical ¹	Max	Unit	Comment
	12-bit mode	С		_	_	_		
Zero-Scale Error	10-bit mode	Р	E _{ZS}	_	±1.5	±2.1	LSB ²	V _{ADIN} = V _{SSA}
	8-bit mode	Т		_	±0.5	±0.7		
	12-bit mode	Т		_	_	_		
Full-Scale Error	10-bit mode	Т	E _{FS}		±1	±1.5	LSB ²	$V_{ADIN} = V_{DDA}$
	8-bit mode	Т			±0.5	±0.5		
	12-bit mode			_	_	_		
Quantization Error	10-bit mode	D	E _Q	_	_	±0.5	LSB ²	
	8-bit mode			_	_	±0.5		
	12-bit mode			_	_	_		
Input Leakage Error	10-bit mode	D	E _{IL}	0	±0.2	±4	LSB ²	Pad leakage ³ * R _{AS}
	8-bit mode			0	±0.1	±1.2		AU
Temp Sensor	–40°C− 25°C	_		_	1.646	_	m\//0C	
Slope	25°C– 85°C	D	m	_	1.769	_	mV/°C	
Temp Sensor Voltage	25°C	D	V _{TEMP25}	_	701.2	_	mV	

Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} =1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

LSB = (V_{REFH} - V_{REFL})/2^N
 Based on input pad leakage current. Refer to pad electricals.

t_{Fcyc}

t_{Fcyc}

mΑ

mΑ

cycles

years

4.13 Flash Specifications

Page erase time²

Mass erase time⁽²⁾

Byte program current³

Program/erase endurance⁴ T_L to $T_H = -40$ °C to + 85°C

Page erase current³

T = 25 °C

Data retention⁵

D

D

D

D

С

С

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the memory section.

С **Symbol** Characteristic Min **Typical** Unit Max Supply voltage for program/erase D -40°C to 85°C V 1.8 3.6 V_{prog/erase} D Supply voltage for read operation 1.8 ٧ V_{Read} 3.6 D Internal FCLK frequency¹ 150 200 kHz f_{FCLK} D Internal FCLK period (1/FCLK) 5 6.67 t_{Fcvc} μS D Byte program time (random location)(2) t_{Fcyc} tproq Byte program time (burst mode)(2) D 4 t_{Burst} t_{Fcyc}

t_{Page}

t_{Mass}

 RI_{DDBP}

 RI_{DDPE}

4000

20,000

4

6

100.000

100

10.000

15

Table 18. Flash Characteristics

t_{D ret}

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.

⁴ **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how NXP defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how NXP defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.


4.14 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

5 Part Identification

This section contains ordering information for the device numbering system.

Example of the device numbering system:



Package Information

Package Information 6

Table 19. Package Descriptions


Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
20	Thin Shrink Small Outline Package	TSSOP	TJ	948E	98ASH70169A
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

Mechanical Drawings 6.1

The following pages are mechanical drawings for the packages described in Table 19.


MC9S08QL8 Series MCU Data Sheet, Rev. 1 28 **NXP Semiconductors**







© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE		PRINT VERSION NOT	TO SCALE
TITLE:		DOCUMEN	NT NO: 98ASH70247A	REV: C
16 LD TSSOP, PITCH 0.6	16 LD TSSOP PITCH 0.65MM			
		SDT403-	-3 0	2 MAR 2016









© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
		DOCUMEN	NT NO: 98ASH70247A	REV: C
		STANDARD: JEDEC		
To Eb Today, Trians at		SDT403-	-3 (D2 MAR 2016



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.



DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.




DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE [

-W-


	MECHANICAL OUTLINE		PRINT VERSION 1	NOT TO SCALE
		DOCUMEN	NT NO: 98ASH70247	A REV: C
		STANDARD: JEDEC		
10 25 13301, 111011 0.0		SDT403-	-3	02 MAR 2016







© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NO	T TO SCALE
TITLE: 20 LD TSSOP, PITCH 0.65MM		DOCUMEN	NT NO: 98ASH70169A	REV: D
		STANDARD: JEDEC		
		SDT360-	-2 (02 MAR 2016









© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION N	IOT TO SCALE
		DOCUMEN	NT NO: 98ASH70169A	REV: D
		STANDARD: JEDEC		
		S0T360-	.2	02 MAR 2016



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.



DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY



DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-

NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION N	DT TO SCALE
TITLE: 20 LD TSSOP, PITCH 0.65MM		DOCUMEN	NT NO: 98ASH70169A	REV: D
		STANDARD: JEDEC		
		S0T360-	-2	02 MAR 2016

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP. the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX. EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamlQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.

Document Number MC9S08QL8 Revision 1, 07/2018

