

## LVDS 4x4 CROSSPOINT SWITCH

Check for Samples: [SN65LVDT125A](#), [SN65LVDS125A](#)

### FEATURES

- Signaling Rates >1.5 Gbps per Channel
- Supports Telecom/Datacom and HDTV Video Switching
- Non-Blocking Architecture Allows Each Output to be Connected to Any Input
- Compatible With ANSI TIA/EIA-644-A LVDS Standard
- 25 mV of Input Voltage Threshold Hysteresis
- Propagation Delay Times, 900 ps Typical
- Inputs Electrically Compatible With LVPECL, CML and LVDS Signal Levels
- Operates From a Single 3.3-V Supply
- Integrated 110-Ω Line Termination Resistors Available With SN65LVDT125A

### APPLICATIONS

- Clock Buffering/Clock Muxing
- Wireless Base Stations
- High-Speed Network Routing
- HDTV Video Switching


### DESCRIPTION

The SN65LVDS125A and SN65LVDT125A are 4x4 nonblocking crosspoint switches. Low-voltage differential signaling (LVDS) is used to achieve signaling rates of 1.5 Gbps per channel. Each output driver includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVDT125A incorporates 110-Ω termination resistors for those applications where board space is a premium.


Designed to support signaling rates up to 1.5 Gbps for OC-12 clocks (622 MHz). The 1.5-Gbps signaling rate allows use in HDTV systems, including SMPTE 292 video applications requiring signaling rates of 1.485 Gbps.

The SN65LVDS125A and SN65LVDT125A are characterized for operation from -40°C to 85°C.

SN65LVDS125ADBT ( Marked as LVDS125A)  
SN65LVDT125ADBT ( Marked as LVDT125A)  
(TOP VIEW)



Eye Pattern of Two Outputs  
Operating Simultaneously




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### LOGIC DIAGRAM




Integrated 110-Ω Termination on LVDT Only

### SN65LVDS125A Pin Description


| Pin Numbers        | Pin Description  |
|--------------------|--|
| S10 - S41          | Inputs; Input channel to out output channel selection control pins |
| 1A, 2A, 3A, 4A     | Inputs; Positive leg of LVDS data input                            |
| 1B, 2B, 3B, 4B     | Inputs; Negative leg of LVDS data input                            |
| 1Y, 2Y, 3Y, 4Y     | Outputs; Positive leg of LVDS data output                          |
| 1Z, 2Z, 3Z, 4Z     | Outputs; Negative leg of LVDS data output                          |
| 1DE, 2DE, 3DE, 4DE | Inputs; Output port disable  |
| V <sub>CC</sub>    | Input Voltage  |
| GND                | Ground   |

## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

### INPUT LVDS125A



### OUTPUT LVDS125A



**Table 1. CROSSPOINT LOGIC TABLES**

| OUTPUT CHANNEL 1 |     |                | OUTPUT CHANNEL 2 |     |                | OUTPUT CHANNEL 3 |     |                | OUTPUT CHANNEL 4 |     |                |
|------------------|-----|----------------|------------------|-----|----------------|------------------|-----|----------------|------------------|-----|----------------|
| CONTROL PINS     |     | INPUT SELECTED | CONTROL PINS     |     | INPUT SELECTED | CONTROL PINS     |     | INPUT SELECTED | CONTROL PINS     |     | INPUT SELECTED |
| S10              | S11 | 1Y/1Z          | S20              | S21 | 2Y/2Z          | S30              | S31 | 3Y/3Z          | S40              | S41 | 4Y/4Z          |
| 0                | 0   | 1A/1B          | 0                | 0   | 1A/1B          | 0                | 0   | 1A/1B          | 0                | 0   | 1A/1B          |
| 0                | 1   | 2A/2B          | 0                | 1   | 2A/2B          | 0                | 1   | 2A/2B          | 0                | 1   | 2A/2B          |
| 1                | 0   | 3A/3B          | 1                | 0   | 3A/3B          | 1                | 0   | 3A/3B          | 1                | 0   | 3A/3B          |
| 1                | 1   | 4A/4B          | 1                | 1   | 4A/4B          | 1                | 1   | 4A/4B          | 1                | 1   | 4A/4B          |

## PACKAGE DISSIPATION RATINGS

| PACKAGE     | CIRCUIT BOARD MODEL   | $T_A \leq 25^\circ\text{C}$<br>POWER RATING | DERATING FACTOR <sup>(1)</sup><br>ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 85^\circ\text{C}$<br>POWER RATING |
|-------------|-----------------------|---|--|--|
| TSSOP (DBT) | High-K <sup>(2)</sup> | 1772 mW                                     | 15.4 mW/°C   | 847 mW                                   |

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) In accordance with the High-K thermal metric definitions of EIA/JESD51-6.

## THERMAL CHARACTERISTICS

| PARAMETER     |                                      | TEST CONDITIONS | VALUE  | UNITS |
|---------------|--------------------------------------|-----------------|--|-------|
| $\theta_{JB}$ | Junction-to-board thermal resistance |                 | 40.3   | °C/W  |
| $\theta_{JC}$ | Junction-to-case thermal resistance  |                 | 8.5  |       |
| $P_D$         | Device power dissipation             | Typical         | $V_{CC} = 3.3\text{ V}$ , $T_A = 25^\circ\text{C}$ , 750 MHz | mW    |
|               |                                      | Maximum         | $V_{CC} = 3.6\text{ V}$ , $T_A = 85^\circ\text{C}$ , 750 MHz | mW    |

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

|                                |                                     |          | UNITS                        |
|--------------------------------|-------------------------------------|----------|------------------------------|
| Supply voltage range, $V_{CC}$ |                                     |          | -0.5 V to 4 V                |
| Voltage range <sup>(2)</sup>   | S, DE                               |          | -0.5 V to 4 V                |
|                                | (A, B)                              |          | -0.5 V to 4 V                |
|                                | $ V_A - V_B $ (LVDT only)           |          | 1 V                          |
|                                | (Y, Z)                              |          | -0.5 V to 4 V                |
| Electrostatic discharge        | Human body model <sup>(3)</sup>     | All pins | ±3 kV                        |
|                                | Charged-device model <sup>(4)</sup> | All pins | ±500 V                       |
| Continuous power dissipation   |                                     |          | See Dissipation Rating Table |
| Storage temperature range      |                                     |          | -65°C to 150°C               |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

## RECOMMENDED OPERATING CONDITIONS

|   |                  | MIN | NOM | MAX | UNIT |
|---|------------------|-----|-----|-----|------|
| Supply voltage, $V_{CC}$  |                  | 3   | 3.3 | 3.6 | V    |
| High-level input voltage, $V_{IH}$                              | S10-S41, 1DE-4DE | 2   |     |     | V    |
| Low-level input voltage, $V_{IL}$                               | S10-S41, 1DE-4DE |     |     | 0.8 | V    |
| Magnitude of differential input voltage $ V_{ID} $              | LVDS             | 0.1 |     |     | V    |
|   | LVDT             | 0.1 |     | 0.8 | V    |
| Input voltage (any combination of common-mode or input signals) |                  | 0   |     | 3.3 | V    |
| Junction temperature, $T_J$                                     |                  |     |     | 140 | °C   |
| Operating free-air temperature, $T_A$ <sup>(1)</sup>            |                  | -40 |     | 85  | °C   |

(1) Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

## TIMING SPECIFICATIONS

| PARAMETER    |                            | MIN | NOM | MAX | UNIT |
|--------------|----------------------------|-----|-----|-----|------|
| $t_{SET}$    | Input to select setup time | 0.6 |     |     | ns   |
| $t_{HOLD}$   | Input to select hold time  | 0.2 |     |     | ns   |
| $t_{SWITCH}$ | Select to switch output    | 1.2 |     |     | ns   |

## INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted<sup>(1)</sup>

| PARAMETER     |   | TEST CONDITIONS  | MIN                     | TYP <sup>(1)</sup> | MAX | UNIT          |
|---------------|---|--|-------------------------|--------------------|-----|---------------|
| $V_{IT+}$     | Positive-going differential input voltage threshold | See Figure 1   |                         |                    | 100 | mV            |
| $V_{IT-}$     | Negative-going differential input voltage threshold | See Figure 1   | -100                    |                    |     | mV            |
| $V_{ID(HYS)}$ | Differential input voltage hysteresis               |  |                         | 25                 |     | mV            |
| $I_{IH}$      | High-level input current                            | 1DE-4DE  | $V_{IH} = 2\text{ V}$   |                    | -10 | $\mu\text{A}$ |
|               |   | S10-S41  |                         |                    | 20  |               |
| $I_{IL}$      | Low-level input current                             | 1DE-4DE  | $V_{IL} = 0.8\text{ V}$ |                    | -10 | $\mu\text{A}$ |
|               |   | S10-S41  |                         |                    | 20  |               |
| $I_I$         | Input current                                       | $V_I = 0\text{ V}$ or $3.3\text{ V}$ , Second input at $1.2\text{ V}$ (other input open for LVDT)                              | -20                     |                    | 20  | $\mu\text{A}$ |
| $I_{I(OFF)}$  | Input current                                       | $V_{CC} \leq 1.5\text{ V}$ , $V_I = 0\text{ V}$ or $3.3\text{ V}$ , Second input at $1.2\text{ V}$ (other input open for LVDT) | -20                     |                    | 20  | $\mu\text{A}$ |
| $I_{IO}$      | Input offset current ( $ I_{IA} - I_{IB} $ ) (LVDS) | $V_{IA} = V_{IB}$ , $0 \leq V_{IA} \leq 3.3\text{ V}$  | -6                      |                    | 6   | $\mu\text{A}$ |
| $R_T$         | Termination resistance ('LVDT)                      | $V_{ID} = 300\text{ mV}$ , $V_{IC} = 0\text{ V}$ to $3.3\text{ V}$   | 90                      | 110                | 132 | $\Omega$      |
|               | Termination resistance('LVDT with power-off)        | $V_{ID} = 300\text{ mV}$ , $V_{IC} = 0\text{ V}$ to $3.3\text{ V}$ , $V_{CC} = 1.5\text{ V}$                                   | 90                      | 110                | 132 |               |
| $C_T$         | Differential input capacitance                      |  |                         | 0.6                |     | pF            |

(1) All typical values are at 25°C and with a 3.3 V supply.

## OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted<sup>(1)</sup>

| PARAMETER   | TEST CONDITIONS                               | MIN   | TYP | MAX   | UNIT |
|---|---|-------|-----|-------|------|
| V <sub>OD</sub>   Differential output voltage magnitude                                     | See Figure 2,<br>V <sub>ID</sub> = ±100 mV    | 247   | 350 | 454   | mV   |
| Δ V <sub>OD</sub>   Change in differential output voltage magnitude between logic states    |   | -50   |     | 50    | mV   |
| V <sub>OC(SS)</sub> Steady-state common-mode output voltage                                 | See Figure 3                                  | 1.125 |     | 1.375 | V    |
| ΔV <sub>OC(SS)</sub> Change in steady-state common-mode output voltage between logic states |   | -50   |     | 50    | mV   |
| V <sub>OC(PP)</sub> Peak-to-peak common-mode output voltage                                 |   |       | 50  | 150   | mV   |
| I <sub>CC</sub> Supply current  | R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 1 pF |       | 107 | 145   | mA   |
| I <sub>OS</sub> Short-circuit output current  | V <sub>OY</sub> or V <sub>OZ</sub> = 0 V      | -27   |     | 27    | mA   |
| I <sub>OSD</sub> Differential short circuit output current                                  | V <sub>OD</sub> = 0 V                         | -12   |     | 12    | mA   |
| I <sub>OZ</sub> High-impedance output current   | V <sub>O</sub> = 0 V or V <sub>CC</sub>       | -1    |     | ±1    | μA   |
| C <sub>O</sub> Differential output capacitance  |   |       | 1.2 |       | pF   |

(1) All typical values are at 25°C and with a 3.3 V supply.

## SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted<sup>(1)</sup>

| PARAMETER   | TEST CONDITIONS   | MIN | TYP | MAX  | UNIT |
|---|---|-----|-----|------|------|
| t <sub>PLH</sub> Propagation delay time, low-to-high-level output                     | See Figure 4  | 700 | 900 | 1200 | ps   |
| t <sub>PHL</sub> Propagation delay time, high-to-low-level output                     |   | 700 | 900 | 1200 |      |
| t <sub>r</sub> Differential output signal rise time (20%-80%)                         |   |     | 210 | 270  |      |
| t <sub>f</sub> Differential output signal fall time (20%-80%)                         |   |     | 210 | 270  |      |
| t <sub>sk(p)</sub> Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) <sup>(1)</sup> |   |     | 0   | 50   | ps   |
| t <sub>sk(o)</sub> Channel-to-channel output skew <sup>(2)</sup>                      |   |     |     | 150  | ps   |
| t <sub>sk(pp)</sub> Part-to-part skew <sup>(3)</sup>                                  |   |     |     | 300  | ps   |
| t <sub>jit(per)</sub> Period jitter, rms (1 standard deviation) <sup>(4)</sup>        | 750 MHz clock input <sup>(5)</sup><br>(see Figure 6)                    |     | 0.4 | 3    | ps   |
| t <sub>jit(cc)</sub> Cycle-to-cycle jitter (peak) <sup>(4)</sup>                      | 750 MHz clock input <sup>(6)</sup><br>(see Figure 6)                    |     | 4.7 | 13   | ps   |
| t <sub>jit(pp)</sub> Peak-to-peak jitter <sup>(4)</sup>                               | 1.5 Gbps 2 <sup>23</sup> -1 PRBS input <sup>(7)</sup><br>(see Figure 6) |     | 65  | 110  | ps   |
| t <sub>jit(det)</sub> Deterministic jitter, peak-to-peak <sup>(4)</sup>               | 1.5 Gbps 2 <sup>7</sup> -1 PRBS input <sup>(8)</sup><br>(see Figure 6)  |     | 56  | 90   | ps   |
| t <sub>PHZ</sub> Propagation delay, high-level-to-high-impedance output               | See Figure 5  |     |     | 6    | ns   |
| t <sub>PLZ</sub> Propagation delay, low-level-to-high-impedance output                |   |     |     | 6    |      |
| t <sub>PZH</sub> Propagation delay, high-impedance -to-high-level output              |   |     |     | 300  |      |
| t <sub>PZL</sub> Propagation delay, high-impedance-to-low-level output                |   |     |     | 300  |      |

(1) t<sub>sk(p)</sub> is the magnitude of the time difference between the t<sub>PLH</sub> and t<sub>PHL</sub> of any output of a single device.

(2) t<sub>sk(o)</sub> is the maximum delay time difference between drivers over temperature, V<sub>CC</sub>, and process.

(3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

(4) Jitter specifications are based on design and characterization. Stimulus system jitter of 1.9 ps t<sub>jit(per)</sub>, 16 ps t<sub>jit(cc)</sub>, 17 ps t<sub>jit(pp)</sub>, and 7.2 ps t<sub>jit(det)</sub> have been subtracted from the values.

(5) Input voltage = V<sub>ID</sub> = 200 mV, 50% duty cycle at 750 MHz, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%), measured over 1000 samples.

(6) Input voltage = V<sub>ID</sub> = 200 mV, 50% duty cycle at 750 MHz, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%).

(7) Input voltage = V<sub>ID</sub> = 200 mV, 2<sup>23</sup>-1 PRBS pattern at 1.5 Gbps, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%), measured over 200k samples.

(8) Input voltage = V<sub>ID</sub> = 200 mV, 2<sup>7</sup>-1 PRBS pattern at 1.5 Gbps, t<sub>r</sub> = t<sub>f</sub> = 50 ps (20% to 80%).

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. Differential Output Voltage ( $V_{OD}$ ) Test Circuit



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns;  $R_L = 100\Omega$ ;  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.; the measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.


Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq .25$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 4. Timing Test Circuit and Waveforms

## PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T.

Figure 5. Enable and Disable Time Circuit and Definitions




NOTE: All input pulses are supplied by an Agilent 81250 Stimulus System. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.

Figure 6. Driver Jitter Measurement Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



NOTE:  $t_{SET}$  and  $t_{HOLD}$  times specify that data must be in a stable state before and after mux control switches.

**Figure 7. Input to Select for Both Rising and Falling Edge Setup and Hold Times**

## TYPICAL CHARACTERISTICS

**SUPPLY CURRENT  
vs  
FREQUENCY**




Figure 8.

**PROPAGATION DELAY TIME  
vs  
FREE-AIR TEMPERATURE**




Figure 9.

**PROPAGATION DELAY TIME  
vs  
COMMON-MODE INPUT VOLTAGE**




Figure 10.

**PEAK-TO-PEAK JITTER  
vs  
FREQUENCY**




Figure 11.

**PEAK-TO-PEAK JITTER  
vs  
DATA RATE**




Figure 12.

**PEAK-TO-PEAK JITTER  
vs  
FREQUENCY**




Figure 13.

**PEAK-TO-PEAK JITTER  
vs  
DATA RATE**




Figure 14.

**PEAK-TO-PEAK JITTER  
vs  
FREQUENCY**




Figure 15.

**PEAK-TO-PEAK JITTER  
vs  
DATA RATE**




Figure 16.

## TYPICAL CHARACTERISTICS (continued)




Figure 17.





Figure 18.


## APPLICATION INFORMATION

### CONFIGURATION EXAMPLES


| S10 | S11 | S20 | S21 |
|-----|-----|-----|-----|
| 0   | 0   | 0   | 1   |
| S30 | S31 | S40 | S41 |
| 1   | 0   | 1   | 1   |




| S10 | S11 | S20 | S21 |
|-----|-----|-----|-----|
| 0   | 0   | 0   | 0   |
| S30 | S31 | S40 | S41 |
| 0   | 0   | 0   | 0   |



| S10 | S11 | S20 | S21 |
|-----|-----|-----|-----|
| 0   | 0   | 0   | 0   |
| S30 | S31 | S40 | S41 |
| 1   | 0   | 1   | 0   |



| S10 | S11 | S20 | S21 |
|-----|-----|-----|-----|
| 1   | 1   | 1   | 1   |
| S30 | S31 | S40 | S41 |
| 0   | 0   | 0   | 0   |



## TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)




Figure 20. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 21. Current-Mode Logic (CML)




Figure 22. Single-Ended (LVPECL)




Figure 23. Low-Voltage Differential Signaling (LVDS)

See the EVM Users Guide ([SLLU064](#)) for example board layout and schematics examples.

## PACKAGING INFORMATION

| Orderable Device   | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish | MSL Peak Temp<br>(3) | Op Temp (°C) | Top-Side Markings<br>(4) | Samples                 |
|--------------------|---------------|--------------|--------------------|------|----------------|----------------------------|------------------|----------------------|--------------|--------------------------|-------------------------|
| SN65LVDS125ADBT    | ACTIVE        | TSSOP        | DBT                | 38   | 50             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR  | -40 to 85    | LVDS125A                 | <a href="#">Samples</a> |
| SN65LVDS125ADBTG4  | ACTIVE        | TSSOP        | DBT                | 38   | 50             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR  | -40 to 85    | LVDS125A                 | <a href="#">Samples</a> |
| SN65LVDS125ADBTR   | ACTIVE        | TSSOP        | DBT                | 38   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR  | -40 to 85    | LVDS125A                 | <a href="#">Samples</a> |
| SN65LVDS125ADBTRG4 | ACTIVE        | TSSOP        | DBT                | 38   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR  | -40 to 85    | LVDS125A                 | <a href="#">Samples</a> |
| SN65LVDT125ADBT    | ACTIVE        | TSSOP        | DBT                | 38   | 50             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR  | -40 to 85    | LVDT125A                 | <a href="#">Samples</a> |
| SN65LVDT125ADBTG4  | ACTIVE        | TSSOP        | DBT                | 38   | 50             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR  | -40 to 85    | LVDT125A                 | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN65LVDS125ADBTR | TSSOP        | DBT             | 38   | 2000 | 330.0              | 16.4               | 6.9     | 10.2    | 1.8     | 12.0    | 16.0   | Q1            |



## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LVDS125ADBTR | TSSOP        | DBT             | 38   | 2000 | 367.0       | 367.0      | 38.0        |

DBT (R-PDSO-G38)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-153.

## DBT (R-PDSO-G38)

## PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |  |
|------------------------------|--|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>   |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>   |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |  |
|-------------------------------|--|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)