CMOS Low-Power Monostable/Astable Multivibrator

The RCA-CD4047A consists of a gatable astable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action with retriggering and external counting options.

Inputs include +TRIGGER, -TRIGGER, ASTABLE, ĀSTABLE, RETRIGGER, and EXTERNAL RESET. Buffered outputs are Q, Q, and OSCILLATOR. In all modes of operation an external capacitor must be connected between C-Timing and RC-Common terminals, and an external resistor must be connected between the R-Timing and RC-Common terminals.

Astable operation is enabled by a high level on the ASTABLE input. The period of the square wave at the Q and $\overline{\rm Q}$ Outputs in this mode of operation is a function of the external components employed. "True" input pulses on the ASTABLE input or "Complement" pulses on the $\overline{\rm ASTABLE}$ input allow the circuit to be used as a gatable multivibrator. The OSCILLATOR output period will be half of the Q terminal output in the astable mode. However, a 50% duty cycle is not guaranteed at this output.

In the monostable mode, positive-edge triggering is accomplished by application of a leading-edge pulse to the +TRIGGER input and a low level to the —TRIGGER input. For negative-edge triggering, a trailing-edge pulse is applied to the —TRIGGER and a high level is applied to the +TRIGGER. Input pulses may be of any duration relative to the output pulse. The multivibrator can be retriggered (on the leading edge only) by applying a common pulse to both the RETRIGGER and +TRIGGER inputs. In this mode the output pulse remains high as long as the RETRIGGER input is high, with or without transitions.

An external countdown option can be implemented by coupling "Q" to an external "N" counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the ASTABLE input and has a duration equal to N times the period of the multivibrator.

A high level on the EXTERNAL RESET input assures no output pulse during an "ON" power condition. This input can also be activated to terminate the output pulse any time. In the monostable mode, a high-level or power-on reset pulse, must be applied to the EXTERNAL RESET whenever VDD is applied.


These types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

Features:

- Low power consumption: special COS/MOS oscillator configuration
- Monostable (one-shot) or astable (free-running) operation
- True and complemented buffered outputs
- Only one external R and C required
- Quiescent current specified to 15 V
- Maximum input leakage current of 1 μA at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)

Monostable Multivibrator Features:

- Positive- or negative-edge trigger
- Output pulse width independent of trigger pulse duration
- Retriggerable option for pulse width expansion
- Long pulse widths possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching 100%



Astable Multivibrator Features:

- Free-running or gatable operating modes
- 50% duty cycle
- Oscillator output available
- Good astable frequency stability:

Frequency deviation: =±2% + 0.03%/°C @ 100 kHz

= $\pm 0.5\% + 0.015\%/^{\circ}$ C @ 10 kHz (circuits "trimmed" to frequency $V_{DD} = 10 \text{ V} \pm 10\%$)

Applications:

Digital equipment where low-power dissipation and/or high noise immunity are primary design requirements:

- Envelope detection
- Frequency multiplication
- Frequency division
- Frequency discriminators
- Timing circuits
- Time-delay applications




Fig. 1 - CD4047A logic block diagram.

· · · · · · · · · · · · · · · · · · ·
MAXIMUM RATINGS, Absolute-Maximum Values:
STORAGE-TEMPERATURE RANGE (T _{stg})
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPES D, F, K, H
PACKAGE TYPE E
DC SUPPLY-VOLTAGE RANGE, (V _{DD})
(Voltages referenced to VSS Terminal):
POWER DISSIPATION PER PACKAGE (PD)
FOR T _A = -40 to +60°C (PACKAGE TYPE E)
FOR T _A = +60 to +85°C {PACKAGE TYPE E }Derate Linearly at 12 mW/°C to 200 mW
FOR T _A = -55 to +100°C (PACKAGE TYPES D, F, K)
FOR T _A = +100 to +125°C (PACKAGE TYPES D, F, K) Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA= FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES)
INPUT VOLTAGE RANGE, ALL INPUTS
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 s max+265 $^{\circ}$ C

RECOMMENDED OPERATING CONDITIONS at T_A = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	v _{DD}	D, F, Pack		E Paci	UNITS	
		Min.	Max.	Min.	Max.	
Supply-Voltage Range (For TA=Full Package- Temperature Range)		3	12	3	12	V
Input Pulse Width, t _W (Any Input)	5 10	1000 400	-	1300 600	 -	ns
Trigger, Retrigger Rise or Fall Time, t _r , t _f	5 10	-	15 5	- 	15 5	μs

ASSECUT: TEMPERATURE COPPECTENT AT ALL VALUES TO F US - 0.3 N/TC SO - 0.3 N/TC

Fig. 2 — Typical output n-channel drain characteristics for Q and Q buffers.

STATIC ELECTRICAL CHARACTERISTICS

	Conditions			Limits at Indicated Temperatures (°C)									
Otinter	Co	naitic	ons	D, I	=, K, F	Pack	ages					Units	
Characteristics	Vo	VIN	V_{DD}	55	+	25	+125	- 40		25	+85		
	(V)	(V)	(V)		typ.	Limit			Тур.	Limit			
Quiescent Device	_	_	5	5	0.03	5	300	50	0.1	50	700		
Current IL Max.	L=		10	10	0.05		600	100	0.2	100	1400	μΑ	
	↓		15	50	1_	50	2000	500	5	500	5000		
Output Voltage: Low-Level,		5	5			0 7	yp.; 0	.05 M	ax.				
VOL	_	10	10				yp.; 0					v	
High Level	_	0	5			4.9	5 Min.	; 5 T	/p.				
∨он		0	10			9.9	5 Min	., 10	Гур.				
Noise Immunity:	4.2		5			1.5	Min.;	2.25	Тур.				
V _{NL}	9	-	10			3 N	/lin.; 4	.5 Ty	p.			v	
Inputs High													
VNH	1	_	10	<u> </u>		3 /	/lin.; 4	.5 Ty	p				
Noise Margin: Inputs Low,	4.5		5		1 Min.								
VNML	9	<u> </u>	10					lin.				v	
Inputs High,	0.5		5	<u> </u>	1 Min.						'		
VNMH	1		10	L	1 Min.								
Output Drive Current: (Q,Q Outputs) n-channel (Sink),	0.5	_	5	0.5	0.8	0.4	0.28	0.34	0.8	0.28	0.23	mA	
IDN Min.	0.5		10	1.25	2	1	0.7	0.85	2	0.7	0.6	""^	
p-Channel (Source):	4.5	-	5	-0.5	0.8	-0.4	-0.28	-0.34	-0.8	-0.28	-0.23		
(Source): IDP Min.	9.5	_	10	1.2	·2	-1	-0.7	-0.85	-2	-0.7	-0.6	<u> </u>	
Input Leakage Current, IIL, [‡] ‡H	- A	ny Ini	put 15	±10 ⁻⁵ Typ., ±1 Max.						μА			




Fig. 3 — Minimum output n-channel drain characteristics for Q and Q buffers.




Fig. 4. — Typical output p-channel drain characteristics for Q and \overline{Q} buffers.




Fig. 5 — Minimum output p-channel drain characteristics for Q and \overline{Q} buffers.

580

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C, Input tr, tr = 20 ns, CL = 15 pF, $R_1 = 200 \text{ k}\Omega$

			LIMITS						
CHARACTERISTICS	TEST CONDITIONS		D, F, K, H Packages			E Package			UNITS
		V _{DD} (Volts)	Min.	TYP.	мах.	MIN.	TYP.	MAX.	
Propagation Delay Time: tpHL, tpLH Astable, Astable		5	-	200	400	-	200	550	
to Osc. Out		10	_	100	200	-	100	275	
Astable, Astable		5	-	550	900	-	550	1200	
to Q, Q		10	_	250	500	_	250	650	
+Trigger, -Trigger		5	_	700	1200	-	700	1600	ns
to Q,Q		10		300	600	-	300	800	
+Trigger, Retrigger to Q, Q		5	_	300	600	-	300	800	
		10		175	300	_	175	400	
External Reset		5	-	300	600	_	300	800	
to Q,Q		10	_	125	250	_	125	350	
Transition Time: tTHL , tTLH Q,Q		5	-	75	125	_	75	150	
		10		45	75	-	45	100	ns
Osc. Out		5	_	75	150	_	75	180	""
		10	-	45	100	-	45	130	
Minimum Input Pulse Width (any input), tw*		5	-	500	1000	_	500	1300	ns
		10	-	200	400	_	200	600	
+Trigger, Retrigger Rise & Fall Time, t _r , t _f		5		_	15	-	_	15	μs
		10	_	_	5	_	_	5	
Average Input Capacitance, C _I	Any Input		-	5	_	_	5	-	рF

Input pulse widths below the minimum specified may cause malfunction of the unit. See Application Note ICAN - 6230

CD4047A FUNCTIONAL TERMINAL CONNECTIONS NOTE: IN ALL CASES EXTERNAL RESISTOR BETWEEN TERMINALS 2 AND 34 EXTERNAL CAPACITOR BETWEEN TERMINALS 1 AND 34

FUNCTION	TERMIN	AL CONNEC	TIONS	OUTPUT	OUTPUT PERIOD OR PULSE WIDTH		
	TO V _{DD}	TO V _{SS}	INPUT PULSE TO	PULSE FROM			
Astable Multivibrator:							
Free Running	4,5,6,14	7,8,9,12	_	10,11,13	tA(10,11)=4.40 RC		
True Gating	4,6,14	7,8,9,12	5	10,11,13	ta(13)=2.20 RC		
Complement Gating	6,14	5,7,8,9,12	4	10,11,13			
Monostable Multivibrator:							
Positive-Edge Trigger	4,14	5,6,7,9,12	8	10,11	-		
Negative-Edge Trigger	4,8,14	5,7,9,12	6	10,11	t _M (10,11)=2.48 RC		
Retriggerable	4,14	5,6,7,9	8,12	10,11			
External Countdown*	14	5,6,7,8,9,12	_	10,11			

^{*} Input Pulse to Reset of External Counting Chip External Counting Chip Output To Terminal 4 A See Text.




Fig. 6 - Typical low-to-high level propagation delay time vs load capacitance for Q and \overline{Q} buffers.




Fig. 7 - Typical transition time vs load capacitance for Q and \overline{Q} buffers.

I. Astable Mode Design Information A. Unit-to-Unit Transfer-Voltage Variations

The following analysis presents worstcase variations from unit to unit as a function of transfer-voltage (VTR) shift (33%-67% VDD) for freerunning (astable) operation.

Fig. 8 - Astable mode waveforms.

$$t_{1} = -RC \ln \frac{V_{TR}}{V_{DD} + V_{TR}}$$

$$t_{2} = -RC \ln \frac{V_{DD} - V_{TR}}{2V_{DD} - V_{TR}}$$

$$t_{A} = 2 (t_{1} + t_{2})$$

$$= -2 RC \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(V_{DD} + V_{TR})(2V_{DD} - V_{TR})}$$

thus if $t_A = 4.40 \text{ RC}$ is used, the maximum variation will be (+5.0%,-0.0%).




Fig. 9 - CD4047A logic diagram.

B. Variations Due to V_{DD} and Temperature Changes

In addition to variations from unit to unit, the astable period may vary as a function of frequency with respect to V_{DD} and temperature. Typical variations are presented in graphical form in Figs. 10 to 20 with 10 V as reference for voltage variation curves and 25°C as reference for temperature variation curves.




Fig. 12 — Typical Q-and- \overline{Q} -period accuracy vs supply voltage (low frequency).




Fig. 13 — Typical Q-and-Q- period accuracy vs supply voltage (very low frequency).




Fig. 15 — Typical oscillator-output-period accuracy vs supply voltage (high frequency).




Fig. 16 — Typical oscillator-output-pariod accuracy vs supply voltage (madium frequency).




Fig. 10 — Typical Q-and-Q-period accuracy vs supply voltage (high frequency).




Fig. 11 — Typical Q-and-Q-period accuracy vs supply voltage (medium frequency)




Fig. 14 — Typical Q-and Q-period accuracy vs frequency for V_{DD} variation of ±10% from value indicated.





Fig. 17 — Typical Q- and Q-period accuracy

vs temperature (medium frequency).

582



- Typical Q- and Q-period accuracy vs temperature (high frequency).




Fig. 19 - Typical oscillator-period accuracy vs temperature (medium frequency).





Fig. 20 — Typical oscillator-period accuracy vs temperature (high frequency).



case variations from unit to unit as a function of transfer-voltage (VTR) shift (33% - 67% VDD) for one-shot (monostable) operation.




Fig. 22 - Typical Q- and Q-pulse-width accuracy vs supply voltage $(t_M = 15, 60, 120 \,\mu s).$




Fig. 23 - Typical Q- and Q-pulse-width accuracy vs supply voltage $(t_{M} = 0.5, 1, 10 \text{ ms}).$




Fig. 21 - Monostable waveforms.


$$t_1' = -RC \text{ In } \frac{V_{TR}}{2V_{DD}}$$

$$t_{M} = (t_{1}' + t_{2})$$

$$t_{M} = -RC \text{ In } \frac{(V_{TR}) (V_{DD} - V_{TR})}{(2V_{DD} - V_{TR}) (2V_{DD})}$$

where t_M = Monostable mode pulse width. Values for t_M are as follows:

Typ:
$$V_{TR} = 0.5 V_{DD}$$
 $t_{M} = 2.48 RC$
Min: $V_{TR} = 0.33 V_{DD}$ $t_{M} = 2.71 RC$






Fig. 24 - Typical Q- and Q-pulse-width accuracy vs supply voltage (t_M ≥ 100 ms).




Fig. 25 - Typical Q- and Q pulse-width accuracy vs Q and Q pulse width for a variation of ± 10% from value indicated.

Thus if $t_M = 2.48 \text{ RC}$ is used, the maximum variation will be (+9.3%, -0.0%).



In the astable mode, the first positive half cycle has a duration of T_M; succeeding durations are $t_A/2$.

In addition to variations from unit to unit, the monostable pulse width may vary as a function of frequency with respect to VDD and temperature. These variations presented in graphical form in Fig. 22 to 27 with 10 V as reference for voltage-variation curves and 25°C as reference for temperature-variation curves.




Fig. 26 — Typical Q and \overline{Q} pulse-width accuracy vs temperature thigh frequency).




Fig. 27 – Typical Q and \overline{Q} pulse-width accuracy range vs temperature.

III. Retrigger Mode Operation

The CD4047A can be used in the retrigger mode to extend the outputpulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to terminals 8 and 12, and the output is taken from terminal 10 or 11. As shown in Fig. 28, normal monostable action is obtained when one retrigger pulse is applied. Extended pulse duration is obtained when more than one pulse is applied. For two input pulses, tRE=t1' + t₁ + 2t₂. For more than two pulses, tRF (Q OUTPUT), terminates at some variable time, tD, after the termination of the last retrigger pulse, to is variable because tRF (Q OUTPUT) terminates after the second positive edge of the oscillator output appears at flip-flop 4 (see Fig. 8).

IV. External Counter Option

Time t_M can be extended by any amount with the use of external counting circuitry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig. 29. The pulse duration at the output is

 $t_{ext} = (N-1)(t_A) + (t_M + t_A/2)$ where t_{ext} = pulse duration of the circuitry, and N is the number of counts

V. Timing-Component Limitations

The capacitor used in the circuit should be non-polarized and have low leakage(i.e. the parallel resistance of the capacitor should be an order of magnitude greater than the external resistor used). There is no upper or lower limit for either R or C value to maintain oscillation.

However, in consideration of accuracy, C must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account). R must be much larger than the CMOS "ON" resistance in series with it, which typically is hundreds of ohms. In addition, with very large values of R, some short-term instability with respect to time may be noted.

The recommended values for these components to maintain agreement with previously calculated formulas without trimming should be:

 $C \ge 100 \text{ pF}$, up to any practical value, for astable modes;

C ≥ 1000 pF, up to any practical value for monostable modes.

10 k Ω ≤R ≤1 M Ω

VI. Power Consumption

In the standby mode (Monostable or Astable), power dissipation will be a function of leakage current in the circuit, as shown in the static electrical characteristics. For dynamic operation, the power needed to charge the external timing capacitor C is given by the following formulae:

Astable Mode: P = 2CV²f. (Output at terminal No. 13)
P = 4CV²f. (Output at terminal Nos. 10 and 11)

Monostable Mode:

$$P = \frac{(2.9CV^2) \text{ (Duty Cycle)}}{T}$$

(Output at terminal Nos. 10 and 11)

The circuit is designed so that most of the total power is consumed in the external components. In practice, the lower the values of frequency and voltage used, the closer the actual power dissipation will be to the calculated value.

Because the power dissipation does not depend on R, a design for minimum power dissipation would be a small value of C. The value of R would depend on the desired period (within the limitations discussed above). See Figs. 30–32 for typical power consumption in astable mode.




Fig. 28 — Implementation of external counter option.




Fig. 30 – Power dissipation vs output frequency $(V_{DD} = 5 V)$.




Fig. 31 – Power dissipation vs output frequency $(V_{DD} = 10 \text{ V})$,




Fig. 32 — Power dissipation vs output frequency (V_{DD} = 15 V).




Fig. 29 — Retrigger-mode waveforms.