

## 8-bit AVR Microcontroller with 8K Bytes In-System Programmable Flash

### **DATASHEET SUMMARY**

#### **Features**

- High Performance, Low Power Atmel® AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 123 Powerful Instructions Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 20 MIPS Throughput at 20 MHz
- Non-volatile Program and Data Memories
  - 8K Bytes of In-System Programmable Flash Program Memory
    - Endurance: 10,000 Write/Erase Cycles
  - 256 Bytes of In-System Programmable EEPROM
    - Endurance: 100,000 Write/Erase Cycles
  - 512 Bytes Internal SRAM
  - Optional Boot Code Section with Independent Lock Bits
  - Data Retention: 20 Years at 85°C / 100 Years at 25°C
- Peripheral Features
  - One 8-bit and one 16-bit Timer/Counter with Two PWM Channels, Each
  - Programmable Ultra Low Power Watchdog Timer
  - On-chip Analog Comparator
  - 10-bit Analog to Digital Converter
    - 28 External and 4 Internal, Single-ended Input Channels
  - Full Duplex USART with Start Frame Detection
  - Master/Slave SPI Serial Interface
  - Slave I<sup>2</sup>C Serial Interface
- Special Microcontroller Features
  - Low Power Idle, ADC Noise Reduction, and Power-down Modes
  - Enhanced Power-on Reset Circuit
  - Programmable Brown-out Detection Circuit with Supply Voltage Sampling
  - External and Internal Interrupt Sources
    - Pin Change Interrupt on 28 Pins
  - Calibrated 8MHz Oscillator with Temperature Calibration Option
  - Calibrated 32kHz Ultra Low Power Oscillator
  - High-Current Drive Capability on 8 I/O Pins
- I/O and Packages
  - 32-lead TQFP, and 32-pad QFN/MLF: 28 Programmable I/O Lines
- Speed Grade
  - 0 2 MHz @ 1.7 1.8V
  - 0 4 MHz @ 1.8 5.5V
  - 0 10 MHz @ 2.7 5.5V
  - 0 20 MHz @ 4.5 5.5V

- Low Power Consumption
  - Active Mode: 0.2 mA at 1.8V and 1MHz
  - Idle Mode: 30 μA at 1.8V and 1MHz
  - Power-Down Mode (WDT Enabled): 1 μA at 1.8V
  - Power-Down Mode (WDT Disabled): 100 nA at 1.8V

# 1. Pin Configurations

Figure 1. ATtiny828 Pinout in MLF32.





Figure 2. ATtiny828 Pinout in TQFP32.





### 1.1 Pin Description

#### 1.1.1 VCC

Supply voltage.

#### 1.1.2 AVCC

 $AV_{CC}$  is the supply voltage pin for the A/D converter and a selection of I/O pins. This pin should be externally connected to  $V_{CC}$  even if the ADC is not used. If the ADC is used, it is recommended this pin is connected to  $V_{CC}$  through a low-pass filter, as described in "Noise Canceling Techniques" on page 145.

All pins of Port A and Port B are powered by AV<sub>CC</sub>. All other I/O pins take their supply voltage from V<sub>CC</sub>.

#### 1.1.3 GND

Ground.

### 1.1.4 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The minimum pulse length is given in Table 107 on page 250. Shorter pulses are not guaranteed to generate a reset.

The reset pin can also be used as a (weak) I/O pin.

### 1.1.5 Port A (PA7:PA0)

This is an 8-bit, bi-directional I/O port with internal pull-up resistors (selected for each bit). Output buffers have high sink and standard source capability. See Table 107 on page 250 for port drive strength.

As inputs, port pins that are externally pulled low will source current provided that pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port has alternative pin functions for pin change interrupts, the analog comparator, and ADC. See "Alternative Port Functions" on page 63.

### 1.1.6 Port B (PB7:PB0)

This is an 8-bit, bi-directional I/O port with internal pull-up resistors (selected for each bit). Output buffers have high sink and standard source capability. See Table 103 on page 247 for port drive strength.

As inputs, port pins that are externally pulled low will source current provided that pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port has alternative pin functions for pin change interrupts, and ADC. See "Alternative Port Functions" on page 63.

### 1.1.7 Port C (PC7:PC0)

This is an 8-bit, bi-directional I/O port with internal pull-up resistors (selected for each bit). Output buffers have high sink and standard source capability. Optionally, extra high sink capability can be enabled. See Table 103 on page 247 for port drive strength.

As inputs, port pins that are externally pulled low will source current provided that pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port has alternative pin functions for pin change interrupts, ADC, timer/counter, external interrupts, and serial interfaces. See "Alternative Port Functions" on page 63.

#### 1.1.8 Port D (PD3:PD0)

This is a 4-bit, bi-directional I/O port with internal pull-up resistors (selected for each bit). Output buffers of PD0 and PD3 have symmetrical drive characteristics, with both sink and source capability. Output buffer PD1 has high sink and



standard source capability, while PD2 only has weak drive characteristics due to its use as a reset pin. See Table 103 on page 247 for port drive strength.


As inputs, port pins that are externally pulled low will source current provided that pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port has alternative pin functions for pin change interrupts, ADC, serial interfaces, and debugWire. See "Alternative Port Functions" on page 63.



### 2. Overview

ATtiny828 is a low-power CMOS 8-bit microcontrollers based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny828 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.



The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is compact and code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.



ATtiny828 provides the following features:

- 8K bytes of in-system programmable Flash
- 512 bytes of SRAM data memory
- 256 bytes of EEPROM data memory
- 28 general purpose I/O lines
- 32 general purpose working registers
- An 8-bit timer/counter with two PWM channels
- A16-bit timer/counter with two PWM channels
- Internal and external interrupts
- A 10-bit ADC with 4 internal and 28 external chanels
- An ultra-low power, programmable watchdog timer with internal oscillator
- A programmable USART with start frame detection
- A slave, I<sup>2</sup>C compliant Two-Wire Interface (TWI)
- A master/slave Serial Peripheral Interface (SPI)
- A calibrated 8MHz oscillator
- A calibrated 32kHz, ultra low power oscillator
- Three software selectable power saving modes.

The device includes the following modes for saving power:

- Idle mode: stops the CPU while allowing the timer/counter, ADC, analog comparator, SPI, TWI, and interrupt system to continue functioning
- ADC Noise Reduction mode: minimizes switching noise during ADC conversions by stopping the CPU and all I/O modules except the ADC
- Power-down mode: registers keep their contents and all chip functions are disabled until the next interrupt or hardware reset

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash program memory can be re-programmed in-system through a serial interface, by a conventional non-volatile memory programmer or by an on-chip boot code, running on the AVR core. The boot program can use any interface to download the application program to the Flash memory. Software in the boot section of the Flash executes while the application section of the Flash is updated, providing true read-while-write operation.

The ATtiny828 AVR is supported by a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators and evaluation kits.



## 3. General Information

### 3.1 Resources

A comprehensive set of drivers, application notes, data sheets and descriptions on development tools are available for download at http://www.atmel.com/avr.

## 3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

### 3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



# 4. Register Summary

Description   Pleasanced	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
GuPT    Reserved		_	1			1					
GaPC    Reserved   -											
QueC    Received		1	_				<b>†</b>	<b>†</b>	_	_	
Deck   Streamed			_	-	-	_	_	_	_	-	
Dick-8    Reserved	(0xFB)	Reserved	_	-	-	_	_	_	-	-	
Galf   Reserved	(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(06-7) Reserved	(0xF9)	Reserved	-	-	-	-	-	-	-	-	
Dick   Reserved		1			1			İ			
Did-Sign   Reserved		1	<u> </u>								
(06/76)			†		<u> </u>	†	†	†	<u> </u>		
(00-73)		1	İ	1	1	İ	İ	İ	1		
(0.6F2   Reserved		1									
(0.FF   0.5STCAL06		1					_				
(0xEP   Reserved   -   -   -   -   -   -   -   -   -		1			Oscillate	or Temperature (	Compensation R	egister B			Page 33
(0xED   Reserved   -	(0xF0)	OSCTCAL0A									
(I)	(0xEF)	Reserved	_	_	_	_	_	_	_	_	
(DeEC)	(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0)EE    Reserved	(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0.6EA)		1	-	-	1	-	-	-	-	-	
(0xE9)		1	<u> </u>								
(0.6E)		1		<del> </del>	1				1		
(0xE7)		1			1				1		i
(0xE6)		1	1	i e			1	i e			Page 127
(0xE5)					i e						
(0)E4   Reserved		1	<b>-</b>								
(0)E3		1	<b>†</b>								
(0xE1)			_	_	-	_	_	_	-	-	
(0xED)	(0xE2)	TOCPMCOE	TOCC70E	TOCC6OE	TOCC5OE	TOCC40E	TOCC3OE	TOCC2OE	TOCC10E	TOCC0OE	Page 128
(DODF)   DIDR3	(0xE1)	Reserved	-	-	_	-	-	-	-	-	
(b(DE)         DIDR2         ADC23D         ADC21D         ADC19D         ADC18D         ADC17D         ADC16D         Page 154           (0xDD)         Reserved         -	(0xE0)	Reserved	_	-	-	_	_	_	-	-	
(0xDD) Reserved		1	<u> </u>						1		
(0xDC) Reserved		1	i e	i e		i e			i	ADC16D	Page 154
(0xDB) Reserved		1						†		-	
(0xDA) Reserved		1	<b>-</b>								
(0xD9) Reserved											
(0xD8) Reserved		1	<b>-</b>								
(0xD7)			<b>†</b>						_	_	
(0xD5)         Reserved         -         <		Reserved	_	-	_	_	_	_	_	-	
(0xD4)         Reserved         -         <	(0xD6)	Reserved	-	_	_	_	_	-	_	-	
(0xD3)         Reserved         -         <	(0xD5)	Reserved	-	-	-	-	_	-	-	-	
(0xD2)         Reserved         -         <		1	-	-	_	-	-	-	_	-	
(0xD1)         Reserved         -         <		1	-							-	
(0xD0)         Reserved         -         <											
(0xCF)         Reserved         -         <		1	İ	1	1	i e	İ	İ	1		
(0xCE)         Reserved         -         <		1			1	1					
(0xCD)         Reserved         -         <		1									
(0XCC)         Reserved         -         <		1	<b>†</b>		1	1	1	1			
(0xCB)         Reserved         -         <		1				<b>†</b>		<b>†</b>			
(0xCA)         Reserved         -         <		1	_	-		İ	-		_	-	
(0xC8)         Reserved         -         <		Reserved	-	-	-	-	-	-	_	-	
(0xC7)         Reserved         -         <		Reserved	-	-	-	-	-	-	-	-	
(0xC6)         UDR         USART Data Register         Pages 184, 195           (0xC5)         UBRRH         -         -         -         -         USART Baud Register High         Page 189, 198           (0xC4)         UBRRL         USART Baud Rate Register Low         Page 189, 198           (0xC3)         UCSRD         RXSIE         RXS         SFDE         -         -         -         -         Page 188           (0xC2)         UCSRC         UMSEL1         UMSEL0         UPM1         UPM0         USBS         UCSZ1/UDO         UCSZ0/UCP         UCPOL         Page 186, 197           (0xC1)         UCSRB         RXCIE         TXCIE         UDRIE         RXEN         TXEN         UCSZ2         RXB8         TXB8         Page 184, 196           (0xC0)         UCSRA         RXC         TXC         UDRE         FE         DOR         UPE         U2X         MPCM         Page 184, 196           (0xBF)         Reserved         - <td< td=""><td></td><td>1</td><td></td><td>i e</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td></td><td></td></td<>		1		i e	1	1	1	1	1		
(0xC5)         UBRRH         -         -         -         -         USART Baud Rate Register Low         Page 189, 198           (0xC4)         UBRRL         USART Baud Rate Register Low         Page 189, 198           (0xC3)         UCSRD         RXSIE         RXS         SFDE         -         -         -         -         -         Page 188           (0xC2)         UCSRC         UMSEL1         UMSEL0         UPM1         UPM0         USBS         UCSZ1/UDO         UCSZ0/UCP         UCPOL         Page 186, 197           (0xC1)         UCSRB         RXCIE         TXCIE         UDRIE         RXEN         TXEN         UCSZ2         RXB8         TXB8         Page 185, 196           (0xC0)         UCSRA         RXC         TXC         UDRE         FE         DOR         UPE         U2X         MPCM         Page 184, 196           (0xBF)         Reserved         -		1	-	-	_			_	_	-	
(0xC4)         UBRRL         USART Baud Rate Register Low         Page 189, 198           (0xC3)         UCSRD         RXSIE         RXS         SFDE         -         -         -         -         -         Page 188           (0xC2)         UCSRC         UMSEL1         UMSEL0         UPM1         UPM0         USBS         UCSZ1/UDO         UCSZ0/UCP         UCPOL         Page 186, 197           (0xC1)         UCSRB         RXCIE         TXCIE         UDRIE         RXEN         TXEN         UCSZ2         RXB8         TXB8         Page 185, 196           (0xC0)         UCSRA         RXC         TXC         UDRE         FE         DOR         UPE         U2X         MPCM         Page 184, 196           (0xBF)         Reserved         - <td></td> <td>1</td> <td></td> <td></td> <td>l</td> <td>USART Da</td> <td>ata Register</td> <td></td> <td><b>D</b></td> <td></td> <td></td>		1			l	USART Da	ata Register		<b>D</b>		
(0xC3)         UCSRD         RXSIE         RXS         SFDE         -		1	-	_		-	ta Dani i i		Register High		
(0xC2)         UCSRC         UMSEL1         UMSEL0         UPM1         UPM0         USBS         UCSZ1/UDO         UCSZ0/UCP         UCPOL         Page 186, 197           (0xC1)         UCSRB         RXCIE         TXCIE         UDRIE         RXEN         TXEN         UCSZ2         RXB8         TXB8         Page 185, 196           (0xC0)         UCSRA         RXC         TXC         UDRE         FE         DOR         UPE         U2X         MPCM         Page 184, 196           (0xBF)         Reserved         -<		1	DYCIE	pve		1	1	1			
(0xC1)         UCSRB         RXCIE         TXCIE         UDRIE         RXEN         TXEN         UCSZ2         RXB8         TXB8         Page 185, 196           (0xC0)         UCSRA         RXC         TXC         UDRE         FE         DOR         UPE         U2X         MPCM         Page 184, 196           (0xBF)         Reserved         - <td></td> <td>1</td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td>		1			1				1		
(0xC0)         UCSRA         RXC         TXC         UDRE         FE         DOR         UPE         U2X         MPCM         Page 184, 196           (0xBF)         Reserved         -         <		1	1						1		
(0xBF) Reserved		1	1		1						
		1					i e	1	_		
		Reserved	_	_	_	_	_	_	_	_	



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
(0xBD)	TWSD				TWI Slave [	Data Register				Page 211
(0xBC)	TWSA				TWI Slave Ad	dress Register				Page 210
(0xBB)	TWSAM	1		TWI Slav	ve Address Masl	k Register			TWAE	Page 211
(0xBA)	TWSSRA	TWDIF	TWASIF	TWCH	TWRA	TWC	TWBE	TWDIR	TWAS	Page 209
(0xB9)	TWSCRB	-	_	-	_	_	TWAA	TWCMD1	TWCMD0	Page 208
(0xB8)	TWSCRA	TWSHE	_	TWDIE	TWASIE	TWEN	TWSIE	TWPME	TWSME	Page 207
(0xB7)	Reserved	-	-	-	_	_	-	-	-	
(0xB6) (0xB5)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0xB4)	Reserved	_	_	_	_	_	_	_	_	
(0xB3)	Reserved	_	-	_	_	_	_	_	_	
(0xB2)	Reserved	_	_	_	_	_	_	_	_	
(0xB1)	Reserved	_	_	_	_	-	_	_	_	
(0xB0)	Reserved	_	_	_	_	_	_	_	-	
(0xAF)	Reserved	_	-	-	-	-	-	-	-	
(0xAE)	Reserved		_	_	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	_	-	-	-	-	-	-	
(0xAB)	Reserved	-	_	-	_	_	_	_	-	
(0xAA)	Reserved	-	_	-	_	_	_	_	-	
(0xA9) (0xA8)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0xA8) (0xA7)	Reserved		_	_	_	_	_	_	_	
(0xA6)	Reserved	_	_	_	_	_	_	_	_	
(0xA5)	Reserved	_	_	_	_	_	_	_	_	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	_	-	_	_	_	_	_	
(0xA2)	Reserved	_	_	_	_	_	_	_	-	
(0xA1)	Reserved		_	_	-	-	-	-	-	
(0xA0)	Reserved	_	_	-	_	_	_	_	-	
(0x9F)	Reserved	-	_	-	_	_	_	_	-	
(0x9E)	Reserved	-	_	-	_	_	_	_	-	
(0x9D)	Reserved	-	-	-	-	_	-	-	-	
(0x9C) (0x9B)	Reserved Reserved	_	_	_	_	_	_	_	_	
(0x9A)	Reserved		_	_	_	_	_	_	_	
(0x99)	Reserved	_	-	_	_	_	_	_	_	
(0x98)	Reserved	_	-	-	-	-	-	-	-	
(0x97)	Reserved	_	_	_	_	_	_	_	_	
(0x96)	Reserved	_	_	_	_	_	_	_	-	
(0x95)	Reserved	-	_	-	-	-	-	-	-	
(0x94)	Reserved	-	_	-	_	_	_	_	-	
(0x93)	Reserved	-	_	-	-	-	-	-	-	
(0x92)	Reserved	-	_	-	_	_	_	_	-	
(0x91)	Reserved	-	-	-	-	_	-	-	-	
(0x90) (0x8F)	Reserved Reserved	_	_	_	_	_	_	_	-	
(0x8F)	Reserved	_	_	_	_	_	_	_	_	
(0x8D)	Reserved	_	_	_	_	_	_	_	_	
(0x8C)	Reserved	_	-	-	_	_	_	_	-	
(0x8B)	OCR1BH			Timer/Coun	ter1 – Output Co	· ompare Register	B High Byte			Page 128
(0x8A)	OCR1BL			Timer/Cour	nter1 – Output C	ompare Register	B Low Byte			Page 128
(0x89)	OCR1AH					ompare Register				Page 128
(0x88)	OCR1AL					ompare Register				Page 128
(0x87)	ICR1H	1				apture Register				Page 129
(0x86)	ICR1L					Capture Register				Page 129
(0x85)	TCNT1H	<u> </u>				nter Register Hig				Page 128
(0x84) (0x83)	TCNT1L Reserved	_							Page 128	
(0x82)	TCCR1C	FOC1A	FOC1B	_	_	_	_	_	_	Page 127
(0x81)	TCCR1B	ICNC1	ICES1	_	WGM13	WGM12	CS12	CS11	CS10	Page 125
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	Page 123
(0x7F)	DIDR1	ADC15D	ADC14D	ADC13D	ADC12D	ADC11D	ADC10D	ADC9D	ADC8D	Page 154
(0x7E)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	Pages 136, 154
(0x7D)	ADMUXB	-	-	REFS	-	-	-	-	MUX5	Page 150
(0x7C)	ADMUXA	-	-	-	MUX4	MUX3	MUX2	MUX1	MUX0	Page 149
(0x7B)	ADCSRB	-	-	-	-	ADLAR	ADTS2	ADTS1	ADTS0	Page 153
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	Page 151



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
(0x79)	ADCH			А	DC – Conversio	n Result High By	rte			Page 151
(0x78)	ADCL			А	DC – Conversio	n Result Low By	te			Page 151
(0x77)	Reserved	-	_	-	-	-	-	_	-	
(0x76)	Reserved	-	_	_	_	_	_	-	_	
(0x75)	Reserved	_	-	-	-	-	-	_	_	
(0x74) (0x73)	Reserved PCMSK3	_	_		_	PCINT27	PCINT26	PCINT25	PCINT24	Page 54
(0x73) (0x72)	Reserved	_	_	_	_	-	-	-	-	1 age 34
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	Reserved	-	-	-	-	-	-	_	-	
(0x6F)	TIMSK1	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	Page 129
(0x6E)	TIMSK0		_	-	-	-	OCIE0B	OCIE0A	TOIE0	Page 102
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	Page 54
(0x6C) (0x6B)	PCMSK1 PCMSK0	PCINT15 PCINT7	PCINT14 PCINT6	PCINT13 PCINT5	PCINT12 PCINT4	PCINT11 PCINT3	PCINT10 PCINT2	PCINT9 PCINT1	PCINT8 PCINT0	Page 54 Page 55
(0x6A)	Reserved	- FOINT?	-	- FOINTS	- FCIN14	-	- FOINT2	-	-	Faye 33
(0x69)	EICRA	-	_	_	-	ISC11	ISC10	ISC01	ISC00	Page 55
(0x68)	PCICR	-	_	-	-	PCIE3	PCIE2	PCIE1	PCIE0	Page 56
(0x67)	OSCCAL1	-	-	-	-	-	-	CAL11	CAL10	Page 33
(0x66)	OSCCAL0	CAL07	CAL06	CAL05	CAL04	CAL03	CAL02	CAL01	CAL00	Page 32
(0x65)	Reserved	-	_	-	-	-	-	_	-	
(0x64)	PRR	PRTWI	-	PRTIM0	-	PRTIM1	PRSPI	PRUSART0	PRADC	Page 37
(0x63) (0x62)	Reserved Reserved	_	_		_	_	_	_	_	
(0x62) (0x61)	CLKPR	_	_	_	_	CLKPS3	CLKPS2	CLKPS1	CLKPS0	Page 31
(0x60)	WDTCSR	WDIF	WDIE	WDP3	-	WDE	WDP2	WDP1	WDP0	Page 46
0x3F (0x5F)	SREG	ı	Т	Н	S	V	N	Z	С	Page 15
0x3E (0x5E)	SPH	-	_	-	-	-	-	SP9	SP8	Page 14
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Page 14
0x3C (0x5C)	Reserved	-	_	-	-	-	-	-	-	
0x3B (0x5B) 0x3A (0x5A)	Reserved Reserved	_	_		_	_	_	_	_	
0x39 (0x59)	Reserved	_	_		_		_	<del>-</del>	_	
0x38 (0x58)	Reserved	-	_	_	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	RSIG	RWWSRE	RWFLB	PGWRT	PGERS	SPMEN	Page 223
0x36 (0x56)	CCP				CPU Change Pr	otection Registe	r			Page 14
0x35 (0x55)	MCUCR	-	-	_	-	-	-	IVSEL	-	Page 53
0x34 (0x54)	MCUSR	_	_		-	WDRF	BORF	EXTRF	PORF	Page 45
0x33 (0x53) 0x32 (0x52)	SMCR Reserved	_	_	<u>-</u>	_	_	SM1 –	SM0	SE -	Page 37
0x31 (0x51)	DWDR				debuaWire [	Data Register		I		Page 213
0x30 (0x50)	ACSRA	ACD	ACPMUX2	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	Page 134
0x2F (0x4F)	ACSRB	HSEL	HLEV	ACLP		ACNMUX1	ACNMUX0	ACPMUX1	ACPMUX0	Page 135
0x2E (0x4E)	SPDR				SPI Data	Register	ı		ı	Page 163
0x2D (0x4D)	SPSR	SPIF	WCOL	_	-	-	-	-	SPI2X	Page 162
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR Consess Durage	CPOL	CPHA	SPR1	SPR0	Page 161
0x2B (0x4B) 0x2A (0x4A)	GPIOR2 GPIOR1					se I/O Register 2 se I/O Register 1				Page 25 Page 25
0x2A (0x4A) 0x29 (0x49)	Reserved				Contoral Fulpus	o i/O Negisiel I				i aye 20
0x28 (0x48)	OCR0B		·	Timer/	<u>Counter0 – O</u> utp	out Compare Rec	gister B			Page 102
0x27 (0x47)	OCR0A					out Compare Reg				Page 102
0x26 (0x46)	TCNT0		ı			Counter Regist		1	I	Page 101
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	Page 100
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	Page 97
0x23 (0x43) 0x22 (0x42)	GTCCR Reserved	TSM	_	_	_	-	_		PSR	Page 132
0x21 (0x41)	EEARL		l .	EE	PROM Address	Register Low B	vte	1	I .	Page 23
0x20 (0x40)	EEDR					ata Register				Page 24
0x1F (0x3F)	EECR	-						Page 24		
0x1E (0x3E)	GPIOR0		ı		· ·	se I/O register 0	I	1	ı	Page 26
0x1D (0x3D)	EIMSK	_	-	_	-	-	-	INT1	INT0	Page 56
0x1C (0x3C)	EIFR	_	-	_	-			INT1	INTF0	Page 57
0x1B (0x3B) 0x1A (0x3A)	PCIFR Reserved	_	_		_	PCIF3	PCIF2	PCIF1	PCIF0 -	Page 57
0x1A (0x3A) 0x19 (0x39)	Reserved	_	_	_	_	_	_	_	_	
0x18 (0x38)	Reserved	-	-	_	_	_	-	_	-	
0x17 (0x37)	Reserved	-	-	-	-	-	-	-	-	
0x16 (0x36)	TIFR1	-	_	ICF1	-	-	OCF1B	OCF1A	TOV1	Page 130



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page(s)
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	Page 103
0x14 (0x34)	PHDE	_	-	-	_	_	PHDEC	-	_	Page 81
0x13 (0x33)	Reserved	_	-	-	_	_	-	-	_	
0x12 (0x32)	Reserved	_	-	-	_	_	_	-	_	
0x11 (0x31)	Reserved	_	_	-	-	-	-	_	_	
0x10 (0x30)	Reserved	_	_	_	_	_	_	_	_	
0x0F (0x2F)	PUED	_	-	-	_	PUED3	PUED2	PUED1	PUED0	Page 82
0x0E (0x2E)	PORTD	_	_	-	-	PORTD3	PORTD2	PORTD1	PORTD0	Page 82
0x0D (0x2D)	DDRD	_	_	_	_	DDD3	DDD2	DDD1	DDD0	Page 82
0x0C (0x2C)	PIND	_	-	-	_	PIND3	PIND2	PIND1	PIND0	Page 83
0x0B (0x2B)	PUEC	PUEC7	PUEC6	PUEC5	PUEC4	PUEC3	PUEC2	PUEC1	PUEC0	Page 83
0x0A (0x2A)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	Page 83
0x09 (0x29)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	Page 83
0x08 (0x28)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	Page 84
0x07 (0x27)	PUEB	PUEB7	PUEB6	PUEB5	PUEB4	PUEB3	PUEB2	PUEB1	PUEB0	Page 84
0x06 (0x26)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	Page 84
0x05 (0x25)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	Page 84
0x04 (0x24)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	Page 85
0x03 (0x23)	PUEA	PUEA7	PUEA6	PUEA5	PUEA4	PUEA3	PUEA2	PUEA1	PUEA0	Page 85
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	Page 85
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	Page 85
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	Page 86

#### Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.



# 5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S	•		•
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1 1
ANDI OR	Rd, K Rd, Rr	Logical AND Register and Constant Logical OR Registers	$Rd \leftarrow Rd \bullet K$ $Rd \leftarrow Rd \lor Rr$	Z,N,V Z,N,V	1 1
ORI	Rd, Kl	Logical OR Registers  Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$ $Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
BRANCH INSTRUC	CTIONS				
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1 1/0/0
SBRC SBRS	Rr, b Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0)$ PC $\leftarrow$ PC + 2 or 3 if $(Rr(b)=1)$ PC $\leftarrow$ PC + 2 or 3	None None	1/2/3
SBIC	P, b	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register Gleared	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC			if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if T Flag Cleared  Branch if Overflow Flag is Set	if (\/ = 1) than BC / BC + k + 1	None	
BD\/C	k	Branch if Overflow Flag is Set	if $(V = 1)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRVC	k k	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k k k	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Branch if Interrupt Enabled	if (V = 0) then PC $\leftarrow$ PC + k + 1 if (I = 1) then PC $\leftarrow$ PC + k + 1	None None	1/2
BRIE BRID	k k k	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE BRID BIT AND BIT-TEST	k k k tinstructions	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Branch if Interrupt Enabled Branch if Interrupt Disabled	if $(V = 0)$ then $PC \leftarrow PC + k + 1$ if $(I = 1)$ then $PC \leftarrow PC + k + 1$ if $(I = 0)$ then $PC \leftarrow PC + k + 1$	None None None	1/2 1/2 1/2
BRIE BRID BIT AND BIT-TEST SBI	k k k INSTRUCTIONS	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Branch if Interrupt Enabled Branch if Interrupt Disabled Set Bit in I/O Register	if $(V = 0)$ then $PC \leftarrow PC + k + 1$ if $(I = 1)$ then $PC \leftarrow PC + k + 1$ if $(I = 0)$ then $PC \leftarrow PC + k + 1$ $I/O(P,b) \leftarrow 1$	None None None	1/2 1/2 1/2 1/2
BRIE BRID BIT AND BIT-TEST SBI CBI	k k k k INSTRUCTIONS P,b P,b	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Branch if Interrupt Enabled Branch if Interrupt Disabled  Set Bit in I/O Register Clear Bit in I/O Register	if $(V = 0)$ then $PC \leftarrow PC + k + 1$ if $(I = 1)$ then $PC \leftarrow PC + k + 1$ if $(I = 0)$ then $PC \leftarrow PC + k + 1$ $I/O(P,b) \leftarrow 1$ $I/O(P,b) \leftarrow 0$	None None None None None	1/2 1/2 1/2
BRIE BRID BIT AND BIT-TEST SBI	k k k INSTRUCTIONS	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Branch if Interrupt Enabled Branch if Interrupt Disabled Set Bit in I/O Register	if $(V = 0)$ then $PC \leftarrow PC + k + 1$ if $(I = 1)$ then $PC \leftarrow PC + k + 1$ if $(I = 0)$ then $PC \leftarrow PC + k + 1$ $I/O(P,b) \leftarrow 1$	None None None	1/2 1/2 1/2 1/2
BRIE BRID BIT AND BIT-TEST SBI CBI LSL	k k k k INSTRUCTIONS P,b P,b Rd	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Branch if Interrupt Enabled Branch if Interrupt Disabled  Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left	$\begin{split} &\text{if } (V=0) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (I=1) \text{ then } PC \leftarrow PC+k+1 \\ &\text{if } (I=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ &\text{if } (I=0) \text{ then } PC \leftarrow PC+k+1 \\ \\ &\text{I/O}(P,b) \leftarrow 1 \\ &\text{I/O}(P,b) \leftarrow 0 \\ &\text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0 \end{split}$	None None None None  Control None None None Z,C,N,V	1/2 1/2 1/2 1/2 2 2 1



ASPER   Ref	Mnemonics	Operands	Description	Operation	Flags	#Clocks
Section   Sect		<u> </u>	•	•	<u> </u>	-
Section   Sect			-		1	· ·
BCST		+	† · ·		1	
BST			1 -			
BID			1 -			1
SEC   Sec   Sec   Carry				† · · · · · · · · · · · · · · · · · · ·	•	
CCC         C Ceas Carry         C C − 0         C		Ku, b		1 ' '		
Set   Set			i ·	†	†	1
Clear Nagetive Fig			<del>,</del>	†	+	
SEZ			† <u> </u>	1	†	
SE         Con Zen Fing         Z ← O         Z         1           SE         — Global Interrupt Deable         1 − 0         1         1           SL         — Global Interrupt Deable         1 − 0         1         1           SE         — Set Signed Test Flag         S + 0         S         1           CLS         — Cana Signed Test Flag         S + 0         S         1           SEV         — Set Two Complement Overflow         V + 0         V         1           CLV         — Cana Two Complement Overflow         V + 0         V         1           SET         — Set Two SERG         T + 1         T         1           LUZ         — Cana Two Complement Overflow         V + 0         V         1           SET         — Set Half Carn' Flag in SREG         T + 0         T         1         1           CLT         — Cana Two Carn' Flag in SREG         H + 0         H + 0         H         1         1           CLT         — Cana Two Carn' Flag in SREG         H + 0         H         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1				<del> </del>	+	1
SEI         Global Interrupt Enable         1 - 1         1         1           CL         —         Global Interrupt Debathe         1 - 0         1         1           SES         —         —         Sen Sprond Test Flag         S + 1         S         1           CLS         —         Chear Supard Test Flag         S + 0         S         1           SEV         —         Chear Twos Complement Overflow         V + 0         V         1           CLV         —         Chear Twos Complement Overflow         V + 0         V         1           CLV         —         Chear Two Secretary         T + 0         V         1           SET         —         Set Table Converted         T + 0         T         1           CLT         —         Coar Table SERG         T + 0         0         T         1           CLT         —         Coar Table SERG         H + 0         H         1         1           CLT         —         Coar Table SERG         H + 0         H         1         1           CLT         —         Chear Table SERG         H + 0         N         N         1         1         None         1         No				<del>i</del>		1
CLI         Set Support Their Flag         1 - O         1 - O         1         1           SS SS         Set Support Their Flag         S + O         S         1           SEV         Loss Strows Complement Overflow         V + C         V         1           CLV         Loss Tives Complement Overflow         V + C         V         1           SET         Loss Tives Complement Overflow         V + C         V         1           SET         Loss Tives Complement Overflow         V + C         V         1           SET         Loss Tives Complement Overflow         V + C         V         1           SET         Loss Tives Complement Overflow         V + C         V         1           SET         Loss Steff         SSEG         T + C         T         1           CLT         Loss Steff         SSEG         T + C         T         1         1           CLT         Loss Steff         Case The Steff         H + C         H + C         H         1         1           CLD         R.G. X         Loss Steff         SSEG         H + C         None         1         1         None         1         1         None         1         None			1	1	1	
SES         Local Spend Teet Flag         S ← 1         S          1           CLS         — Chard Spend Teet Flag         S ← 0         S         1           SEV         — Sea Taxos Complement Overflow         V ← 0         V         1           CLV         — Char Trace Complement Overflow         V ← 0         V         1           SET         — Sea Tax SEEG         T ← 0         T         1           CLT         — Char Teat Carry Flag in SREG         H ← 0         H         1           SEH         — Sea Half Carry Flag in SREG         H ← 0         H         1           CH         — Cover Half Carry Flag in SREG         H ← 0         H         1           CH         — Cover Half Carry Flag in SREG         H ← 0         H         1           MOV         BG, R         Move Between Registers         Rd + R*         None         1           MOV         BG, R         Copy Register Word         Rd + R*         None         1           LD         BG, K         Load Indirect and Pose Inc.         Rd + (0)         None         2           LD         BG, X         Load Indirect and Pose Inc.         Rd + (0)         None         2           LD         BG, Y <td></td> <td></td> <td>i ·</td> <td><del> </del></td> <td><u> </u></td> <td>1</td>			i ·	<del> </del>	<u> </u>	1
ESE         Class Signed Test Flata         S ← 0         S         1           SEV         Soft Twos Complement Overflow.         V ← 0         V         1           CLV         Class Two Complement Overflow         V ← 0         V         1           SET         Set 1 in SERG         T ← 1         T         1           CLT         Class Tim SERG         T ← 0         T         1           SEH         Set 14td Carry Flag in SERG         H ← 1         H         1           CLT         Class Flat Carry Flag in SERG         H ← 0         H         1         1           DATA TRANSFER INSTRUCTIONS         Set 14td Carry Flag in SERG         H ← 0         H         1         1           MOVW         Rd, RY         Moce Brivenen Registers         Bd 1 Rd - Rd - Rd - Rd - Rd - Rd - Rd - R				†	+ -	
Set   Set   Yes   Complement Overflow   V ← 1				1		
CLU   CLU   CLU   Set Tin SEE   Set Tin SEE   Tin -1   Tin   Ti			Clear Signed Test Flag	1	+	
SeT   SeT   SeT   SETG	SEV		Set Twos Complement Overflow.	V ← 1	+	1
Clar   Set Had Care The SREG	CLV		Clear Twos Complement Overflow	V ← 0		1
Self	SET		Set T in SREG	T ← 1	+	1
CLH         Clear Half Carry Fig in SREG         H + □         H + □         1           DATA TRANSFER NSTRUCTIONS           MOVW         Rd, Rr         Move Between Registers         Rd + Rr         None         1           LDI         Rd, Rr         Copy Register Word         Rd + TR         None         1           LDI         Rd, Rr         Load Indirect         Rd + K         None         1           LD         Rd, X         Load Indirect and Post-Inc.         Rd + C(X) X + 1         None         2           LD         Rd, X         Load Indirect and Pre-Dec.         X × X + 1, Rd ← (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X × X + 1, Rd ← (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X × X + 1, Rd ← (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X × Y + 1, Rd ← (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X + Y + 1, Rd ← (Y)         None         2           LD         Rd, Z         Load Indirect and Pre-Dec.         X + Y + 1, Rd ← (Y)         None         2           LD	CLT		Clear T in SREG	T ← 0	T	1
MOV						
MOV         Rd, Rr         Move Between Registers         Rd + Rr         None         1           MOVW         Rd, Rr         Copy Register Word         R84+1R4 ← Rr+1Rr         None         1           LD         Rd, X         Load Indirect         Rd ← K         None         2           LD         Rd, X         Load Indirect and Post-Inc.         Rd ← (X)         None         2           LD         Rd, X         Load Indirect and Post-Inc.         Rd ← (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X × X × 1, Rd ← (X)         None         2           LD         Rd, Y+         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (X)         None         2           LD         Rd, Y+         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None         2           LD         Rd, Y+         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None         2           LD         Rd, Z-         Load Indirect with Dispincement         Rd ← (Y + g)         None         2           LD         Rd, Z-         Load Indirect with Dispincement         Rd ← (Y + g)         None         2           LD         Rd, Z-         Load Indirect with D	CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MOVW    Rd, Rr	DATA TRANSFER I	NSTRUCTIONS				
LD  Rd, X	MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
LD         Rd. X         Load Indirect and Post-Inc.         Rd ← (X) ← X + 1         None         2           LD         Rd. X+         Load Indirect and Pre-Dec.         X ← X + 1, Rd ← (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X ← X + 1, Rd ← (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         Rd ← (Y), Y ← Y + 1         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z         Load Indirect with Displacement         Rd ← (Z)         None         2           LD         Rd, Z         L	MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LD         Rd ∠ X Load Indirect and Pre-Dec.         X ∠ X − 1, Rd ← (X)         None         2           LD         Rd, ∠ X         Load Indirect and Pre-Dec.         X ← X − 1, Rd ← (X)         None         2           LD         Rd, ∠ Y         Load Indirect and Pre-Dec.         Rd ← (Y), ∠ ← Y + 1         None         2           LD         Rd, Y +         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None         2           LD         Rd, Y +         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None         2           LD         Rd, Z Load Indirect with Displacement         Rd ← (Y) + q)         None         2           LD         Rd, Z Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z Load Indirect and Pre-Dec.         Z ← Z - 1, Rd ← (Z)         None         2           LD         Rd, Z Load Indirect and Pre-Dec.         Z ← Z - 1, Rd ← (Z)         None         2           LD         Rd, X Load Direct from SRAM         Rd ← (R)         None         2           LD         Rd, X Load Direct from SRAM         Rd ← (R)         None         2           ST         X, Rr         Store Indirect and Pre-Dec.         X ← X - 1, (X) ← Rr         None         2 </td <td>LDI</td> <td>Rd, K</td> <td>Load Immediate</td> <td>Rd ← K</td> <td>None</td> <td>1</td>	LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD         Rd, X         Load Indirect and Pre-Dec.         X ← X · 1, Rd ← (X)         None         2           LD         Rd, Y         Load Indirect         Rd ← (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y · 1, Rd ← (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y · 1, Rd ← (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y · 1, Rd ← (Y)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z), Z ← Z+1         None         2           LD         Rd, Z+         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1         None         2           LDS         Rd, K         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1         None         2           LDS         Rd, K         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1         None         2           LDS         Rd, K         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1         None         2           LDS	LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD         Rd, Y         Load Indirect and Post-Inc.         Rd ← (Y), Y ← Y + 1         None         2           LD         Rd, Y+         Load Indirect and Post-Inc.         Rd ← (Y), Y ← Y + 1         None         2           LD         Rd, Y+         Load Indirect with Displacement         Rd ← (Y + q)         None         2           LDD         Rd, Y+q         Load Indirect with Displacement         Rd ← (Z)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z+         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z-         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z-         Load Indirect and Post-Inc.         Rd ← (R)         None         2           LDS         Rd, K         Load Unified with Displacement         Rd ← (R)         None         2           LDS         Rd, K         Load Unified with Displacement         Rd ← (R)         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (X) ← Rr         None         2           ST         X, Rr         Store Indirec	LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD         Rd, Y         Load Indirect         Rd ← (Y)         None         2           LD         Rd, Y+         Load Indirect and Pre-Dec.         Rd ← (Y), Y ← Y+1         None         2           LD         Rd, Y+         Load Indirect with Displacement         Rd ← (Y+q)         None         2           LDD         Rd, Y+q         Load Indirect with Displacement         Rd ← (Z)         None         2           LD         Rd, Z         Load Indirect and Pre-Dec.         Rd ← (Z)         None         2           LD         Rd, Z+         Load Indirect and Pre-Dec.         Z ← Z-1, Rd ← (Z)         None         2           LD         Rd, Z-         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1         None         2           LD         Rd, Z-         Load Indirect with Displacement         Rd ← (Z)         None         2           LDD         Rd, Z-         Load Indirect and Pre-Dec.         Z ← Z-1, Rd ← (Z)         None         2           LDS         Rd, K         Load Direct from SRAM         Rd ← (K)         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (X) ← Rr         None         2           ST         X, Rr         Store Indirect and Pre	LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD         Rd, Y+         Load Indirect and Post-Inc.         Rd ← (Y), Y ← Y + 1         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         Y ← Y + 1, Rd ← (Y)         None         2           LDD         Rd, Yq         Load Indirect and Post-Inc.         Rd ← (Y + q)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z), Z ← Z+1         None         2           LD         Rd, Z+         Load Indirect and Post-Inc.         Z ← Z - 1, Rd ← (Z)         None         2           LDD         Rd, Z-q         Load Indirect with Displacement         Rd ← (Z), Z ← Z+1         None         2           LDD         Rd, Z-q         Load Indirect with Displacement         Rd ← (Z)         None         2           LDS         Rd, K         Load Direct from SRAM         Rd ← (k)         None         2           LDS         Rd, X-q         Load Indirect with Displacement         Rd ← (X)         None         2           ST         X-X, Rr         Store Indirect         (X) ← Rr         None         2           ST         X-X, Rr         Store Indirect and Post-Inc.         (X) ← Rr, X ← X + 1         None         2           ST         Y-X, Rr <td>LD</td> <td>Rd. Y</td> <td>Load Indirect</td> <td>1</td> <td>None</td> <td>2</td>	LD	Rd. Y	Load Indirect	1	None	2
LD         Rd, -Y         Load Indirect and Pre-Dec.         Y ← Y - 1, Rd ← (Y)         None         2           LDD         Rd, Y+q         Load Indirect with Displacement         Rd ← (Y + q)         None         2           LD         Rd, Z         Load Indirect and Pre-Dec.         Rd ← (Z)         None         2           LD         Rd, Z+         Load Indirect and Pre-Dec.         Z ← Z - 1, Rd ← (Z)         None         2           LD         Rd, Z-q         Load Indirect and Pre-Dec.         Z ← Z - 1, Rd ← (Z)         None         2           LDD         Rd, Z-q         Load Indirect and Pre-Dec.         Z ← Z - 1, Rd ← (Z)         None         2           LDS         Rd, k         Load Direct from SRAM         Rd ← (Z + q)         None         2           LDS         Rd, k         Load Direct from SRAM         Rd ← (X)         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (X) ← Rr         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (Y) ← Rr         None         2           ST         Y+Q, Rr         Store Indirect and Post-Inc.         (Y) ← Rr, Y ← Y + 1         None         2           ST         Y+Q, Rr		<del>                                     </del>		1	1	
LDD         Rd,Y+q         Load Indirect with Displacement         Rd ← (Y + q)         None         2           LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z)         None         2           LD         Rd, Z+         Load Indirect and Pre-Dec. $Z \leftarrow Z + 1$ , Rd ← (Z)         None         2           LD         Rd, Z+         Load Indirect with Displacement         Rd ← (Q)         None         2           LDS         Rd, k         Load Direct from SRAM         Rd ← (R)         None         2           LDS         Rd, k         Load Direct from SRAM         Rd ← (R)         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (X) ← Rr         None         2           ST         X, Rr         Store Indirect and Pre-Dec.         X ← X - 1, (X) ← Rr         None         2           ST         Y, Rr         Store Indirect and Pre-Dec.         X ← X - 1, (X) ← Rr         None         2           ST         Y, Rr         Store Indirect and Pre-Dec.         Y ← Y - 1, (Y) ← Rr         None         2           ST         Y, Rr         Store Indirect with Displacement         (Y + Q) ← Rr         None         2           ST         Y, Rr         Sto					1	
LD         Rd, Z         Load Indirect and Post-Inc.         Rd ← (Z), Z ← Z+1         None         2           LD         Rd, Z+         Load Indirect and Pre-Dec. $2 + 2 + 1$ , Rd ← (Z)         None         2           LD         Rd, Z+         Load Indirect and Pre-Dec. $2 + 2 + 1$ , Rd ← (Z)         None         2           LDD         Rd, Z+q         Load Indirect with Displacement         Rd ← (R)         None         2           LDS         Rd, k         Load Indirect from SRAM         Rd ← (R)         None         2           ST         X, Rr         Store Indirect         (X) ← Rr         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (X) ← Rr, X ← X + 1         None         2           ST         -X, Rr         Store Indirect and Pre-Dec.         X ← X + 1, (X) ← Rr         None         2           ST         -Y, Rr         Store Indirect and Post-Inc.         (Y) ← Rr         None         2           ST         -Y, Rr         Store Indirect and Post-Inc.         (Y) ← Rr, Y ← Y + 1         None         2           ST         -Y, Rr         Store Indirect and Post-Inc.         (Z) ← Rr         None         2           ST         2, Rr				1	•	
LD         Rd, Z+         Load Indirect and Post-Inc.         Rd ← (Z), Z ← Z+1         None         2           LD         Rd, Z+         Load Indirect and Pre-Dec.         Z ← Z ⋅ 1, Rd ← (Z)         None         2           LDD         Rd, Z+q         Load Indirect with Displacement         Rd ← (Z+q)         None         2           LDS         Rd, k         Load Direct from SRAM         Rd ← (k)         None         2           ST         X, Rr         Store Indirect         (X) ← Rr         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (X) ← Rr         X+1         None         2           ST         X, Rr         Store Indirect and Post-Inc.         (X) ← Rr         X+1         None         2           ST         Y, Rr         Store Indirect and Post-Inc.         (Y) ← Rr         None         2           ST         Y+Rr         Store Indirect and Post-Inc.         (Y) ← Rr         None         2           ST         Y+Rr         Store Indirect with Displacement         (Y+Q) ← Rr         None         2           ST         Z, Rr         Store Indirect with Displacement         (Y+Q) ← Rr         None         2           ST         Z, Rr		i	i i	1	1	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		<del>'</del>	†	1	1	•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			†		1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1	1	•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			i i	1	1	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			†		1	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			†	<del>  ` '</del>	1	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					1	
STY+, RrStore Indirect and Post-Inc. $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ None2ST-Y, RrStore Indirect and Pre-Dec. $Y \leftarrow Y + 1, (Y) \leftarrow Rr$ None2STDY+q,RrStore Indirect with Displacement $(Y+q) \leftarrow Rr$ None2STZ, RrStore Indirect $(Z) \leftarrow Rr$ None2STZ+, RrStore Indirect and Post-Inc. $(Z) \leftarrow Rr, Z \leftarrow Z + 1$ None2ST-Z, RrStore Indirect and Pre-Dec. $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ None2STDZ+q,RrStore Indirect with Displacement $(Z + q) \leftarrow Rr$ None2STSk, RrStore Direct to SRAM(k) ← RrNone2LPMLoad Program MemoryR0 ← (Z)None3LPMRd, ZLoad Program MemoryR0 ← (Z)None3LPMRd, Z+Load Program Memory and Post-IncRd ← (Z)None3SPMRd, Z+Load Program Memory(Z) ← R1:R0None-INRd, PIn PortRd ← PNone1OUTP, RrOut PortP ← RrNone1PUSHRrPush Register on StackSTACK ← RrNone2POPRdPop Register from StackRd ← STACKNone1NOPNo OperationNone1SLEEPSleep(see specific descr. for Sleep function)None1NOR1Vatchdog Reset(see specific descr. for VDR/Rrimer)None			†	1	1	
ST-Y, RrStore Indirect and Pre-Dec.Y ← Y - 1, (Y) ← RrNone2STDY+q,RrStore Indirect with Displacement(Y + q) ← RrNone2STZ, RrStore Indirect(Z) ← RrNone2STZ+q, RrStore Indirect and Post-Inc.(Z) ← Rr, Z ← Z + 1None2ST-Z, RrStore Indirect and Pre-Dec. $Z ← Z - 1$ , (Z) ← RrNone2STDZ+q, RrStore Indirect with Displacement(Z + q) ← RrNone2STSk, RrStore Direct to SRAM(k) ← RrNone2LPMLoad Program MemoryR0 ← (Z)None3LPMRd, ZLoad Program MemoryRd ← (Z)None3LPMRd, Z+Load Program Memory and Post-IncRd ← (Z), Z ← Z+1None3SPMStore Program Memory(Z) ← R1:R0None-INRd, PIn PortRd ← PNone1OUTP, RrOut PortP ← RrNone1PUSHRrPush Register on StackSTACK ← RrNone2MCU CONTROL INSTRUCTIONSNone2MDPNo OperationNone1WDRSteep(see specific descr. for Sleep function)None1WDRWatchdog Reset(see specific descr. for WDR/timer)None1				<del>  ` '</del>	1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1	•	
ST $Z+, Rr$ Store Indirect and Post-Inc. $(Z) \leftarrow Rr, Z \leftarrow Z+1$ None2ST $-Z, Rr$ Store Indirect and Pre-Dec. $Z \leftarrow Z \cdot 1, (Z) \leftarrow Rr$ None2STD $Z+q, Rr$ Store Indirect with Displacement $(Z+q) \leftarrow Rr$ None2STSk, RrStore Direct to SRAM $(k) \leftarrow Rr$ None2LPMLoad Program MemoryR0 $\leftarrow$ (Z)None3LPMRd, ZLoad Program MemoryRd $\leftarrow$ (Z)None3LPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (Z), $Z \leftarrow Z+1$ None3SPMStore Program Memory(Z) $\leftarrow$ Rt:R0None-INRd, PIn PortRd $\leftarrow$ PNone1OUTP, RrOut PortP $\leftarrow$ RrNone1PUSHRrPush Register on StackSTACK $\leftarrow$ RrNone2POPRdPop Register from StackRd $\leftarrow$ STACKNone2MCU CONTROL INSTRUCTIONSNoPNo1SLEEPSleep(see specific descr. for Sleep function)None1SLEEPSleep(see specific descr. for WDR/timer)None1			·		1	1
ST-Z, RrStore Indirect and Pre-Dec. $Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$ None2STDZ+q,RrStore Indirect with Displacement $(Z+q) \leftarrow Rr$ None2STSk, RrStore Direct to SRAM $(k) \leftarrow Rr$ None2LPMLoad Program Memory $R0 \leftarrow (Z)$ None3LPMRd, ZLoad Program Memory $Rd \leftarrow (Z)$ None3LPMRd, Z+Load Program Memory and Post-Inc $Rd \leftarrow (Z)$ , $Z \leftarrow Z + 1$ None3SPMStore Program Memory $(Z) \leftarrow R1:R0$ None-INRd, PIn Port $Rd \leftarrow P$ None1OUTP, RrOut Port $P \leftarrow Rr$ None1PUSHRrPush Register on Stack $Rd \leftarrow STACK \leftarrow Rr$ None2MCU CONTROL INSTRUCTIONSNOPNo Operation $Rd \leftarrow STACK \leftarrow Rr$ None1SLEEPSleep(see specific descr. for Sleep function)None1WDRWatchdog Reset(see specific descr. for WDR/timer)None1				1 ' '	1	1
STD       Z+q,Rr       Store Indirect with Displacement $(Z+q) \leftarrow Rr$ None       2         STS       k, Rr       Store Direct to SRAM       (k) ← Rr       None       2         LPM       Load Program Memory       R0 ← (Z)       None       3         LPM       Rd, Z       Load Program Memory       Rd ← (Z)       None       3         LPM       Rd, Z+       Load Program Memory and Post-Inc       Rd ← (Z), Z ← Z+1       None       3         SPM       Store Program Memory       (Z) ← R1:R0       None       -         IN       Rd, P       In Port       Rd ← P       None       1         OUT       P, Rr       Out Port       P ← Rr       None       1         PUSH       Rr       Push Register on Stack       STACK ← Rr       None       2         MCU CONTROL INSTRUCTIONS       None       2         NOP       No Operation       None       1         SLEEP       Sleep       (see specific descr. for Sleep function)       None       1         WDR       Watchdog Reset       (see specific descr. for WDR/timer)       None       1			†		1	
STS       k, Rr       Store Direct to SRAM       (k) ← Rr       None       2         LPM       Load Program Memory       R0 ← (Z)       None       3         LPM       Rd, Z       Load Program Memory       Rd ← (Z)       None       3         LPM       Rd, Z+       Load Program Memory and Post-Inc       Rd ← (Z), Z ← Z+1       None       3         SPM       Store Program Memory       (Z) ← R1:R0       None       -         IN       Rd, P       In Port       Rd ← P       None       1         OUT       P, Rr       Out Port       P ← Rr       None       1         PUSH       Rr       Push Register on Stack       STACK ← Rr       None       2         POP       Rd       Pop Register from Stack       Rd ← STACK       None       2         MCU CONTROL INSTRUCTIONS       No       0       1         SLEEP       Sleep       (see specific descr. for Sleep function)       None       1         WDR       Watchdog Reset       (see specific descr. for WDR/timer)       None       1					1	1
LPM       Load Program Memory       R0 ← (Z)       None       3         LPM       Rd, Z       Load Program Memory       Rd ← (Z)       None       3         LPM       Rd, Z+       Load Program Memory and Post-Inc       Rd ← (Z), Z ← Z+1       None       3         SPM       Store Program Memory       (Z) ← R1:R0       None       -         IN       Rd, P       In Port       Rd ← P       None       1         OUT       P, Rr       Out Port       P ← Rr       None       1         PUSH       Rr       Push Register on Stack       STACK ← Rr       None       2         POP       Rd       Pop Register from Stack       Rd ← STACK       None       2         MCU CONTROL INSTRUCTIONS       No       None       1         SLEEP       Sleep       (see specific descr. for Sleep function)       None       1         WDR       Watchdog Reset       (see specific descr. for WDR/timer)       None       1		1	·		1	1
LPMRd, ZLoad Program MemoryRd $\leftarrow$ (Z)None3LPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (Z), Z $\leftarrow$ Z+1None3SPMStore Program Memory(Z) $\leftarrow$ R1:R0None-INRd, PIn PortRd $\leftarrow$ PNone1OUTP, RrOut PortP $\leftarrow$ RrNone1PUSHRrPush Register on StackSTACK $\leftarrow$ RrNone2POPRdPop Register from StackRd $\leftarrow$ STACKNone2MCU CONTROL INSTRUCTIONSNOPNo OperationRomand StackNone1SLEEPSleep(see specific descr. for Sleep function)None1WDRWatchdog Reset(see specific descr. for WDR/timer)None1		к, Rr		1 ' '	1	
LPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (Z), Z $\leftarrow$ Z+1None3SPMStore Program Memory(Z) $\leftarrow$ R1:R0None-INRd, PIn PortRd $\leftarrow$ PNone1OUTP, RrOut PortP $\leftarrow$ RrNone1PUSHRrPush Register on StackSTACK $\leftarrow$ RrNone2POPRdPop Register from StackRd $\leftarrow$ STACKNone2MCU CONTROL INSTRUCTIONSNOPNo OperationRoperationNone1SLEEPSleep(see specific descr. for Sleep function)None1WDRWatchdog Reset(see specific descr. for WDR/timer)None1		l			1	1
SPMStore Program Memory $(Z) \leftarrow R1:R0$ None-INRd, PIn PortRd $\leftarrow$ PNone1OUTP, RrOut PortP $\leftarrow$ RrNone1PUSHRrPush Register on StackSTACK $\leftarrow$ RrNone2POPRdPop Register from StackRd $\leftarrow$ STACKNone2MCU CONTROL INSTRUCTIONSNOPNo OperationNo OperationNone1SLEEPSleep(see specific descr. for Sleep function)None1WDRWatchdog Reset(see specific descr. for WDR/timer)None1			i			
IN     Rd, P     In Port     Rd ← P     None     1       OUT     P, Rr     Out Port     P ← Rr     None     1       PUSH     Rr     Push Register on Stack     STACK ← Rr     None     2       POP     Rd     Pop Register from Stack     Rd ← STACK     None     2       MCU CONTROL INSTRUCTIONS       NOP     No Operation     None     1       SLEEP     Sleep     (see specific descr. for Sleep function)     None     1       WDR     Watchdog Reset     (see specific descr. for WDR/timer)     None     1		Rd, Z+			1	1
OUT     P, Rr     Out Port     P $\leftarrow$ Rr     None     1       PUSH     Rr     Push Register on Stack     STACK $\leftarrow$ Rr     None     2       POP     Rd     Pop Register from Stack     Rd $\leftarrow$ STACK     None     2       MCU CONTROL INSTRUCTIONS       NOP     No Operation     None     1       SLEEP     Sleep     (see specific descr. for Sleep function)     None     1       WDR     Watchdog Reset     (see specific descr. for WDR/timer)     None     1			*	1	1	<b>+</b>
PUSH         Rr         Push Register on Stack         STACK ← Rr         None         2           POP         Rd         Pop Register from Stack         Rd ← STACK         None         2           MCU CONTROL INSTRUCTIONS           NOP         No Operation         None         1           SLEEP         Sleep         (see specific descr. for Sleep function)         None         1           WDR         Watchdog Reset         (see specific descr. for WDR/timer)         None         1				1	1	1
POP         Rd         Pop Register from Stack         Rd ← STACK         None         2           MCU CONTROL INSTRUCTIONS           NOP         No Operation         None         1           SLEEP         Sleep         (see specific descr. for Sleep function)         None         1           WDR         Watchdog Reset         (see specific descr. for WDR/timer)         None         1	OUT	P, Rr	Out Port	P ← Rr	None	1
MCU CONTROL INSTRUCTIONS           NOP         No Operation         None         1           SLEEP         Sleep         (see specific descr. for Sleep function)         None         1           WDR         Watchdog Reset         (see specific descr. for WDR/timer)         None         1	PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
NOP         No Operation         Less specific descr. for Sleep function         None         1           SLEEP         Sleep         (see specific descr. for Sleep function)         None         1           WDR         Watchdog Reset         (see specific descr. for WDR/timer)         None         1	POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
SLEEP         Sleep         (see specific descr. for Sleep function)         None         1           WDR         Watchdog Reset         (see specific descr. for WDR/timer)         None         1	MCU CONTROL INS	STRUCTIONS				
SLEEP         Sleep         (see specific descr. for Sleep function)         None         1           WDR         Watchdog Reset         (see specific descr. for WDR/timer)         None         1	NOP		No Operation		None	1
WDR Watchdog Reset (see specific descr. for WDR/timer) None 1				(see specific descr. for Sleep function)	1	1
			<u> </u>	1	1	1



# 6. Ordering Information

# 6.1 ATtiny828

Speed (MHz) <sup>(1)</sup>	Supply Voltage (V) <sup>(1)</sup>	Temperature Range	Package <sup>(2)</sup>	Accuracy <sup>(3)</sup>	Ordering Code <sup>(4)</sup>		
				±10%	ATtiny828-AU		
			32A	±2%	ATtiny828R-AU		
			32A	±10%	ATtiny828-AUR		
20 MHz	1.7 – 5.5V	Industrial (5)		±2%	ATtiny828R-AUR		
20 1011 12	1.7 – 3.5 v	(-40°C to +85°C)		±10%	ATtiny828-MU		
			32M1-A	±2%	ATtiny828R-MU		
			32IVI 1-A	±10%	ATtiny828R-AUR ATtiny828-MU		
				±2%	ATtiny828R-MUR		

Notes: 1. For speed vs. supply voltage, see section "Speed" on page 249.

- 2. All packages are Pb-free, halide-free and fully green and they comply with the European directive for Restriction of Hazardous Substances (RoHS).
- 3. Indicates accuracy of internal oscillator. See "Accuracy of Calibrated Internal Oscillator" on page 249.
- 4. Code indicators:

U: matte tinR: tape & reel


5. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm, Quad Flat No-Lead (QFN)



# 7. Packaging Information

## 7.1 32A





# **COMMON DIMENSIONS** (Unit of measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
Е	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

# 2010-10-20


## Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10mm maximum.

		TITLE	DRAWING NO.	REV.
AIMEL	2325 Orchard Parkway San Jose, CA 95131	<b>32A,</b> 32-lead, 7 x 7mm body size, 1.0mm body thickness, 0.8mm lead pitch, thin profile plastic quad flat package (TQFP)	32A	С



### 7.2 32M1-A



5/	25/	U	C

		DRAWING NO.	REV.
	<b>32M1-A</b> , 32-pad, 5 x 5 x 1.0mm Body, Lead Pitch 0.50mm, 3.10mm Exposed Pad, Micro Lead Frame Package (MLF)	32M1-A	E



### 8. Errata

The revision letters in this section refer to the revision of the corresponding ATtiny828 device.

### 8.1 Rev. A

Port Pin Restrictions When ULP Oscillator Is Disabled

### 1. Port Pin Restrictions When ULP Oscillator Is Disabled

Port pin PD3 is not guaranteed to perform as a reliable input when the Ultra Low Power (ULP) oscillator is not running. In addition, the pin is pulled down internally when ULP oscillator is disabled. TWI and SPI use may be limited when ULP is not running since pin PD3 is used by SCL and SCK signals.

Problem Fix / Workaround

The ULP oscillator is automatically activated when required. To use PD3 as an input or clock signal of TWI/SPI, activate the watchdog timer. The watchdog timer automatically enables the ULP oscillator.



# 9. Revision History

Doc. Rev.	Date	Comments
8371A	08/2012	Initial document release.







#### **Atmel Corporation**

1600 Technology Drive San Jose, CA 95110 USA

**Tel:** (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600

www.atmel.com

#### **Atmel Asia Limited**

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG

**Tel:** (+852) 2245-6100 **Fax:** (+852) 2722-1369

### Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

**Tel:** (+49) 89-31970-0 **Fax:** (+49) 89-3194621

### Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku

Tokyo 141-0032

**JAPAN** 

**Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 8371AS-AVR-08/12

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.