

General Purpose Transistor NPN Silicon

MPS3904


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	VCEO	40	Vdc
Collector–Base Voltage	V _{CBO}	60	Vdc
Emitter–Base Voltage	V _{EBO}	6.0	Vdc
Collector Current — Continuous	IC	100	mAdc
Total Device Dissipation @ T _A = 25°C Derate above 25°C	PD	625 5.0	mW mW/°C
Total Power Dissipation @ T _A = 60°C	PD	450	mW
Total Device Dissipation @ T _C = 25°C Derate above 25°C	PD	1.5 12	Watts mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150	°C



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	200	°C/W
Thermal Resistance, Junction to Case	$R_{\theta JC}$	83.3	°C/W



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Breakdown Voltage ⁽¹⁾ (I _C = 1.0 mAdc, I _B = 0)	V(BR)CEO	40	_	Vdc
Collector–Base Breakdown Voltage (I _C = 10 μAdc, I _E = 0)	V(BR)CBO	60	_	Vdc
Emitter–Base Breakdown Voltage (I _E = 10 μAdc, I _C = 0)	V(BR)EBO	6.0	_	Vdc
Collector Cutoff Current (VCE = 30 Vdc, VEB(off) = 3.0 Vdc)	ICEX	_	50	nAdc
Base Cutoff Current (VCE = 30 Vdc, VEB(off) = 3.0 Vdc)	I _{BL}	_	50	nAdc

^{1.} Pulse Test: Pulse Width $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%.$

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

Characteristic			Min	Max	Unit
ON CHARACTERISTICS(1)					
DC Current Gain $(I_C = 0.1 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$ $(I_C = 1.0 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$ $(I_C = 10 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$ $(I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$ $(I_C = 100 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc})$			40 70 100 60 30	 300 	_
Collector–Emitter Saturatio (I _C = 10 mAdc, I _B = 1.0 (I _C = 50 mAdc, I _B = 5.0	VCE(sat)	_	0.2 0.3	Vdc	
Base–Emitter Saturation Voltage (I _C = 10 mAdc, I _B = 1.0 mAdc) (I _C = 50 mAdc, I _B = 5.0 mAdc)			0.65 —	0.85 1.1	Vdc
SMALL-SIGNAL CHAR				T	T 1
Current–Gain — Bandwidtl (I _C = 10 mAdc, V _{CE} = 2		fΤ	300	_	MHz
Output Capacitance (V _{CB} = 5.0 Vdc, I _E = 0,	f = 1.0 MHz)	C _{obo}	_	4.0	pF
Input Capacitance (VEB = 0.5 Vdc, IC = 0,	f = 1.0 MHz)	C _{ibo}	_	8.0	pF
Input Impedance (I _C = 1.0 mAdc, V _{CE} = 1	nput Impedance h _{ie} (I _C = 1.0 mAdc, V _{CE} = 10 Vdc, f = 1.0 kHz)		1.0	10	kΩ
Voltage Feedback Ratio (I _C = 1.0 mAdc, V _{CE} = 1	10 Vdc, f = 1.0 kHz)	h _{re}	0.5	8.0	X 10 ⁻⁴
Small–Signal Current Gain (I _C = 1.0 mAdc, V _{CE} = 1		h _{fe}	100	400	_
Output Admittance (I _C = 1.0 mAdc, V _{CE} = 10 Vdc, f = 1.0 kHz)		h _{oe}	1.0	40	μmhos
Noise Figure (I _C = 100 μ Adc, V _{CE} = 5.0 Vdc, R _S = 1.0 k Ω , f = 1.0 kHz)			_	5.0	dB
SWITCHING CHARACT	ERISTICS	, ,		•	
Delay Time	$(V_{CC} = 3.0 \text{ Vdc}, V_{BE(off)} = -0.5 \text{ Vdc},$	t _d	_	35	ns
Rise Time	I _C = 10 mAdc, I _{B1} = 1.0 mAdc)	t _r	_	50	ns
Storage Time	(V _{CC} = 3.0 Vdc, I _C = 10 mAdc,	t _S	_	900	ns
Fall Time	$I_{B1} = I_{B2} = 1.0 \text{ mAdc}$	t _f	_	90	ns

^{1.} Pulse Test: Pulse Width $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%.$

EQUIVALENT SWITCHING TIME TEST CIRCUITS




Figure 1. Turn-On Time

Figure 2. Turn-Off Time

TYPICAL NOISE CHARACTERISTICS

 $(VCE = 5.0 Vdc, TA = 25^{\circ}C)$




Figure 3. Noise Voltage

Figure 4. Noise Current

NOISE FIGURE CONTOURS




Figure 5. Narrow Band, 100 Hz

Figure 6. Narrow Band, 1.0 kHz




Figure 7. Wideband

Noise Figure is defined as:

$$NF = 20 \log_{10} \left(\frac{e_n^2 + 4KTR_S + I_n^2 R_S^2}{4KTR_S} \right)^{1/2}$$

en = Noise Voltage of the Transistor referred to the input. (Figure 3)

In = Noise Current of the Transistor referred to the input. (Figure 4)

 \ddot{K} = Boltzman's Constant (1.38 x 10⁻²³ j/ $^{\circ}$ K)

T = Temperature of the Source Resistance (°K)

Rs = Source Resistance (Ohms)

TYPICAL STATIC CHARACTERISTICS




Figure 8. DC Current Gain




Figure 9. Collector Saturation Region

1.4

1.2

1.0

8.0

0.6

0.4

0.2

V, VOLTAGE (VOLTS)





Figure 11. "On" Voltages

Figure 12. Temperature Coefficients

40


TYPICAL DYNAMIC CHARACTERISTICS



1000 700 500 ts 300 200 t, TIME (ns) 100 70 50 $V_{CC} = 3.0 V$ 30 $I_C/I_B = 10$ 20 $I_{B1} = I_{B2}$ T_J = 25°C 10 1.0 2.0 3.0 5.0 7.0 10 20 70 100 IC, COLLECTOR CURRENT (mA)

Figure 13. Turn-On Time

Figure 14. Turn-Off Time







Figure 15. Current-Gain — Bandwidth Product

Figure 16. Capacitance






Figure 17. Input Impedance

Figure 18. Output Admittance




Figure 19. Thermal Response




Figure 21.

400 1.0 m 200 IC, COLLECTOR CURRENT (mA) 100 $T_C = 25^{\circ}C$ 60 T_A = 25°C 40 dc T_J = 150°C 20 10 **CURRENT LIMIT** THERMAL LIMIT 6.0 SECOND BREAKDOWN LIMIT 4.0

V_{CE}, COLLECTOR-EMITTER VOLTAGE (VOLTS)

Figure 22.

6.0 8.0

2.0

4.0

DESIGN NOTE: USE OF THERMAL RESPONSE DATA

A train of periodical power pulses can be represented by the model as shown in Figure 20. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 19 was calculated for various duty cycles.

To find $Z_{\theta JA(t)}$, multiply the value obtained from Figure 19 by the steady state value $R_{\theta JA}$.

Example:

The MPS3904 is dissipating 2.0 watts peak under the following conditions:

$$t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms}. (D = 0.2)$$

Using Figure 19 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.

The peak rise in junction temperature is therefore

$$\Delta T = r(t) \times P_{(pk)} \times R_{\theta, JA} = 0.22 \times 2.0 \times 200 = 88^{\circ}C.$$

For more information, see ON Semiconductor Application Note AN569/D, available from the Literature Distribution Center or on our website at **www.onsemi.com**.


The safe operating area curves indicate I_C–V_{CE} limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.


The data of Figure 22 is based upon $T_{J(pk)} = 150^{\circ}\text{C}$; T_{C} or T_{A} is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 19. At high case or ambient temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

40

PACKAGE DIMENSIONS

CASE 029-04 (TO-226AA) ISSUE AD





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
 4. DIMENSION F APPLIES BETWEEN P AND L. DIMENSION D AND J APPLY BETWEEN L AND K MINIMUM. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.175	0.205	4.45	5.20	
В	0.170	0.210	4.32	5.33	
С	0.125	0.165	3.18	4.19	
D	0.016	0.022	0.41	0.55	
F	0.016	0.019	0.41	0.48	
G	0.045	0.055	1.15	1.39	
Н	0.095	0.105	2.42	2.66	
J	0.015	0.020	0.39	0.50	
K	0.500		12.70		
L	0.250		6.35		
N	0.080	0.105	2.04	2.66	
P		0.100		2.54	
R	0.115		2.93		
v	0 135		3 43		

STYLE 1: PIN 1. EMITTER

2. BASE 3. COLLECTOR

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local

Sales Representative.