

12A DC/DC μ Modules with PLL, Output Tracking and Margining

FEATURES

- Complete Switch Mode Power Supply
- Wide Input Voltage Range: 4.5V to 20V
- 12A DC Typical, 14A Peak Output Current
- 0.6V to 5V Output Voltage
- Output Voltage Tracking and Margining
- Parallel Multiple μ Modules for Current Sharing
- Differential Remote Sensing for Precision Regulation (LTM4601 Only)
- PLL Frequency Synchronization
- $\pm 1.5\%$ Regulation
- Current Foldback Protection (Disabled at Start-Up)
- Pb-Free (e4) RoHS Compliant Package with Gold Finish Pads
- UltraFast™ Transient Response
- Current Mode Control
- Up to 95% Efficiency at 5V_{IN}, 3.3V_{OUT}
- Programmable Soft-Start
- Output Overvoltage Protection
- Small Footprint, Low Profile (15mm × 15mm × 2.8mm) Surface Mount LGA Package

APPLICATIONS

- Telecom and Networking Equipment
- Servers
- Industrial Equipment
- Point of Load Regulation

DESCRIPTION

The LTM®4601 is a complete 12A step-down switch mode DC/DC power supply with onboard switching controller, MOSFETs, inductor and all support components. The μ Module® is housed in a small surface mount 15mm × 15mm × 2.8mm LGA package. Operating over an input voltage range of 4.5V to 20V, the LTM4601 supports an output voltage range of 0.6V to 5V as well as output voltage tracking and margining. The high efficiency design delivers 12A continuous current (14A peak). Only bulk input and output capacitors are needed to complete the design.


The low profile (2.8mm) and light weight (1.7g) package easily mounts in unused space on the back side of PC boards for high density point of load regulation. The μ Module can be synchronized with an external clock for reducing undesirable frequency harmonics and allows PolyPhase® operation for high load currents.

A high switching frequency and adaptive on-time current mode architecture deliver a very fast transient response to line and load changes without sacrificing stability. An onboard differential remote sense amplifier can be used to accurately regulate an output voltage independent of load current. The onboard remote sense amplifier is not available in the LTM4601-1.


LT, LT, LTC, LTM, Linear Technology, the Linear logo, μ Module and PolyPhase are registered trademarks of Linear Technology Corporation. UltraFast is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 5481178, 5847554, 6580258, 6304066, 6476589, 6774611, 6677210.

TYPICAL APPLICATION

1.5V/12A Power Supply with 4.5V to 20V Input



Efficiency and Power Loss
vs Load Current



4601 TA01b

4601fb


LTM4601/LTM4601-1

ABSOLUTE MAXIMUM RATINGS

(Note 1)

INTV_{CC}, DRV_{CC}, V_{OUT_LCL}, V_{OUT} (V_{OUT} ≤ 3.3V with DIFFV_{OUT}) -0.3V to 6V
 PLLIN, TRACK/SS, MPGM, MARG0, MARG1, PGOOD, f_{SET} -0.3V to INTV_{CC} + 0.3V
 RUN (Note 5) -0.3V to 5V
 V_{FB}, COMP -0.3V to 2.7V
 V_{IN} -0.3V to 20V
 V_{OSNS}⁺, V_{OSNS}⁻ -0.3V to INTV_{CC} - 1V
 Operating Temperature Range (Note 2) ... -40°C to 85°C
 Junction Temperature 125°C
 Storage Temperature Range -55°C to 125°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTM4601EV#PBF	LTM4601EV#PBF	LTM4601V	188-Lead (15mm × 15mm × 2.8mm) LGA	-40°C to 85°C
LTM4601IV#PBF	LTM4601IV#PBF	LTM4601V	188-Lead (15mm × 15mm × 2.8mm) LGA	-40°C to 85°C
LTM4601EV-1#PBF	LTM4601EV-1#PBF	LTM4601V-1	188-Lead (15mm × 15mm × 2.8mm) LGA	-40°C to 85°C
LTM4601IV-1#PBF	LTM4601IV-1#PBF	LTM4601V-1	188-Lead (15mm × 15mm × 2.8mm) LGA	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

This product is only offered in trays. For more information go to: <http://www.linear.com/packaging/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the -40°C to 85°C temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 12V. Per typical application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN(DC)}	Input DC Voltage		●	4.5		20	V
V _{OUT(DC)}	Output Voltage	C _{IN} = 10μF ×3, C _{OUT} = 200μF V _{IN} = 5V, V _{OUT} = 1.5V, I _{OUT} = 0A V _{IN} = 12V, V _{OUT} = 1.5V, I _{OUT} = 0A	● ●	1.478 1.478	1.5 1.5	1.522 1.522	V V
Input Specifications							
V _{IN(UVLO)}	Undervoltage Lockout Threshold	I _{OUT} = 0A			3.2	4	V
I _{INRUSH(VIN)}	Input Inrush Current at Start-Up	I _{OUT} = 0A, V _{OUT} = 1.5V V _{IN} = 5V V _{IN} = 12V			0.6 0.7		A A

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the -40°C to 85°C temperature range, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_{IN} = 12\text{V}$. Per typical application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$I_{Q(VIN, NOLOAD)}$	Input Supply Bias Current	$V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, No Switching $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, Switching Continuous $V_{IN} = 5\text{V}$, $V_{OUT} = 1.5\text{V}$, No Switching $V_{IN} = 5\text{V}$, $V_{OUT} = 1.5\text{V}$, Switching Continuous Shutdown, RUN = 0, $V_{IN} = 12\text{V}$		3.8 38 2.5 42 22		mA mA mA mA μA
$I_{S(VIN)}$	Input Supply Current	$V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 12\text{A}$ $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, $I_{OUT} = 12\text{A}$ $V_{IN} = 5\text{V}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 12\text{A}$		1.81 3.63 4.29		A A A
$INTV_{CC}$	$V_{IN} = 12\text{V}$, RUN > 2V	No Load	4.7	5	5.3	V

Output Specifications

I_{OUTDC}	Output Continuous Current Range (See Output Current Derating Curves for Different V_{IN} , V_{OUT} and T_A)	$V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		0	12	A
$\frac{\Delta V_{OUT(LINE)}}{V_{OUT(MIN)}}$	Line Regulation Accuracy	$V_{OUT} = 1.5\text{V}$, $I_{OUT} = 0\text{A}$, V_{IN} from 4.5V to 20V	●		0.3	%
$\frac{\Delta V_{OUT(0A-12A)}}{V_{OUT(MIN)}}$	Load Regulation Accuracy	$V_{OUT} = 1.5\text{V}$, 0A to 12A $V_{IN} = 12\text{V}$, Remote Sense Amplifier $V_{IN} = 12\text{V}$ (LTM4601-1)	● ●		0.25 1	% %
$V_{OUT(AC)}$	Output Ripple Voltage	$I_{OUT} = 0\text{A}$, $C_{OUT} = 2 \times 100\mu\text{F}/\text{X5R}/\text{Ceramic}$ $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$ $V_{IN} = 5\text{V}$, $V_{OUT} = 1.5\text{V}$		20 18		mV _{p-p} mV _{p-p}
f_s	Output Ripple Voltage Frequency	$I_{OUT} = 5\text{A}$, $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		850		kHz
$\Delta V_{OUT(START)}$	Turn-On Overshoot, TRACK/SS = 10nF	$C_{OUT} = 200\mu\text{F}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 0\text{A}$ $V_{IN} = 12\text{V}$ $V_{IN} = 5\text{V}$		20 20		mV mV
t_{START}	Turn-On Time, TRACK/SS = Open	$C_{OUT} = 200\mu\text{F}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 1\text{A}$ Resistive Load $V_{IN} = 12\text{V}$ $V_{IN} = 5\text{V}$		0.5 0.7		ms ms
ΔV_{OUTLS}	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load, $C_{OUT} = 2 \times 22\mu\text{F}/\text{Ceramic}$, 470 μF , 4V Sanyo POSCAP $V_{IN} = 12\text{V}$ $V_{IN} = 5\text{V}$		35 35		mV mV
t_{SETTLE}	Settling Time for Dynamic Load Step	Load: 0% to 50%, or 50% to 0% of Full Load $V_{IN} = 12\text{V}$		25		μs
I_{OUTPK}	Output Current Limit	$C_{OUT} = 200\mu\text{F}$, Table 2 $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$ $V_{IN} = 5\text{V}$, $V_{OUT} = 1.5\text{V}$		17 17		A A

Remote Sense Amp (Note 3) (LTM4601 Only, Not Supported in the LTM4601-1)

V_{OSNS+} , V_{OSNS-} CM Range	Common Mode Input Voltage Range	$V_{IN} = 12\text{V}$, RUN > 2V		0	$INTV_{CC} - 1$	V
$DIFFV_{OUT}$ Range	Output Voltage Range	$V_{IN} = 12\text{V}$, DIFF OUT Load = 100k		0	$INTV_{CC}$	V
V_{OS}	Input Offset Voltage Magnitude				1.25	mV
A_V	Differential Gain			1		V/V
GBP	Gain Bandwidth Product			3		MHz

LTM4601/LTM4601-1

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the -40°C to 85°C temperature range, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_{IN} = 12\text{V}$. Per typical application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SR	Slew Rate				2		V/μs
R _{IN}	Input Resistance	V _{OSNS} ⁺ to GND			20		kΩ
CMRR	Common Mode Rejection Mode				100		dB
Control Stage							
V _{FB}	Error Amplifier Input Voltage Accuracy	I _{OUT} = 0A, V _{OUT} = 1.5V	●	0.594	0.6	0.606	V
V _{RUN}	RUN Pin On/Off Threshold			1	1.5	1.9	V
I _{SS/TRACK}	Soft-Start Charging Current	V _{SS/TRACK} = 0V		−1.0	−1.5	−2.0	μA
t _{ON(MIN)}	Minimum On Time	(Note 4)			50	100	ns
t _{OFF(MIN)}	Minimum Off Time	(Note 4)			250	400	ns
R _{PLLIN}	PLLIN Input Resistance				50		kΩ
I _{DRVCC}	Current into DRV _{CC} Pin	V _{OUT} = 1.5V, I _{OUT} = 1A, Frequency = 850kHz, DRV _{CC} = 5V			18	25	mA
R _{FBHI}	Resistor Between V _{OUT} and V _{FB}			60.098	60.4	60.702	kΩ
V _{MPGM}	Margin Reference Voltage				1.18		V
V _{MARG0} , V _{MARG1}	MARG0, MARG1 Voltage Thresholds				1.4		V
PGOOD Output							
ΔV _{FBH}	PGOOD Upper Threshold	V _{FB} Rising		7	10	13	%
ΔV _{FBL}	PGOOD Lower Threshold	V _{FB} Falling		−7	−10	−13	%
ΔV _{FB(HYS)}	PGOOD Hysteresis	V _{FB} Returning			1.5		%

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM4601E/LTM4601E-1 are guaranteed to meet performance specifications from 0°C to 85°C . Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4601I/LTM4601I-1 are guaranteed and tested over the -40°C to 85°C temperature range.


Note 3: Remote sense amplifier recommended for $\leq 3.3\text{V}$ output.

Note 4: 100% tested at wafer level only.

Note 5: Limit current into RUN pin to less than 1mA.


TYPICAL PERFORMANCE CHARACTERISTICS (See Figure 18 for all curves)

Efficiency vs Load Current with 5V_{IN}




4601 G01

Efficiency vs Load Current with 12V_{IN}




4601 G02

Efficiency vs Load Current with 20V_{IN}



4601 G03


1.2V Transient Response



4601 G04

1.2V AT 6A/μs LOAD STEP
C_{OUT} = 3 • 22μF 6.3V CERAMICS
470μF 4V SANYO POSCAP
C3 = 100pF


1.5V Transient Response



4601 G05

1.5V AT 6A/μs LOAD STEP
C_{OUT} = 3 • 22μF 6.3V CERAMICS
470μF 4V SANYO POSCAP
C3 = 100pF


1.8V Transient Response



4601 G06

1.8V AT 6A/μs LOAD STEP
C_{OUT} = 3 • 22μF 6.3V CERAMICS
470μF 4V SANYO POSCAP
C3 = 100pF


2.5V Transient Response



4601 G07

2.5V AT 6A/μs LOAD STEP
C_{OUT} = 3 • 22μF 6.3V CERAMICS
470μF 4V SANYO POSCAP
C3 = 100pF

3.3V Transient Response




4601 G08

3.3V AT 6A/μs LOAD STEP
C_{OUT} = 3 • 22μF 6.3V CERAMICS
470μF 4V SANYO POSCAP
C3 = 100pF


TYPICAL PERFORMANCE CHARACTERISTICS (See Figure 18 for all curves)

Start-Up, $I_{OUT} = 0A$




$V_{IN} = 12V$
 $V_{OUT} = 1.5V$
 $C_{OUT} = 470\mu F$
 $3 \times 22\mu F$
 SOFT-START = 10nF

Start-Up, $I_{OUT} = 12A$ (Resistive Load)




$V_{IN} = 12V$
 $V_{OUT} = 1.5V$
 $C_{OUT} = 470\mu F$
 $3 \times 22\mu F$
 SOFT-START = 10nF

V_{IN} to V_{OUT} Step-Down Ratio




4601 G11

Track, $I_{OUT} = 12A$




$V_{IN} = 12V$
 $V_{OUT} = 1.5V$
 $C_{OUT} = 470\mu F$
 $3 \times 22\mu F$
 SOFT-START = 10nF

Short-Circuit Protection, $I_{OUT} = 0A$



$V_{IN} = 12V$
 $V_{OUT} = 1.5V$
 $C_{OUT} = 470\mu F$
 $3 \times 22\mu F$
 SOFT-START = 10nF

Short-Circuit Protection, $I_{OUT} = 12A$



$V_{IN} = 12V$
 $V_{OUT} = 1.5V$
 $C_{OUT} = 470\mu F$
 $3 \times 22\mu F$
 SOFT-START = 10nF

PIN FUNCTIONS (See Package Description for Pin Assignment)

V_{IN} (Bank 1): Power Input Pins. Apply input voltage between these pins and PGND pins. Recommend placing input decoupling capacitance directly between V_{IN} pins and PGND pins.

V_{OUT} (Bank 3): Power Output Pins. Apply output load between these pins and PGND pins. Recommend placing output decoupling capacitance directly between these pins and PGND pins. Review the figure below.

PGND (Bank 2): Power ground pins for both input and output returns.

V_{OSNS}⁻ (Pin M12): (-) Input to the Remote Sense Amplifier. This pin connects to the ground remote sense point. The remote sense amplifier is used for V_{OUT} ≤ 3.3V.

NC1 (Pin M12): No Connect On the LTM4601-1.

V_{OSNS}⁺ (Pin J12): (+) Input to the Remote Sense Amplifier. This pin connects to the output remote sense point. The remote sense amplifier is used for V_{OUT} ≤ 3.3V.

NC2 (Pin J12): No Connect On the LTM4601-1.

DIFFV_{OUT} (Pin K12): Output of the Remote Sense Amplifier. This pin connects to the V_{OUT_LCL} pin.

NC3 (Pin K12): No Connect On the LTM4601-1.

DRV_{CC} (Pin E12): This pin normally connects to INTV_{CC} for powering the internal MOSFET drivers. This pin can be biased up to 6V from an external supply with about 50mA capability, or an external circuit shown in Figure 16. This improves efficiency at the higher input voltages by reducing power dissipation in the module.

INTV_{CC} (Pin A7): This pin is for additional decoupling of the 5V internal regulator.

PLLIN (Pin A8): External Clock Synchronization Input to the Phase Detector. This pin is internally terminated to SGND with a 50k resistor. Apply a clock above 2V and below INTV_{CC}. See the Applications Information section.

TRACK/SS (Pin A9): Output Voltage Tracking and Soft-Start Pin. When the module is configured as a master output, then a soft-start capacitor is placed on this pin to ground to control the master ramp rate. A soft-start capacitor can be used for soft-start turn on as a stand alone regulator. Slave operation is performed by putting a resistor divider from the master output to the ground, and connecting the center point of the divider to this pin. See the Applications Information section.

MPGM (Pin A12): Programmable Margining Input. A resistor from this pin to ground sets a current that is equal to 1.18V/R. This current multiplied by 10kΩ will equal a value in millivolts that is a percentage of the 0.6V reference voltage. See the Applications Information section. To parallel LTM4601s, each requires an individual MPGM resistor. Do not tie MPGM pins together.

f_{SET} (Pin B12): Frequency Set Internally to 850kHz. An external resistor can be placed from this pin to ground to increase frequency. This pin can be decoupled with a 1000pF capacitor. See the Applications Information section for frequency adjustment.

V_{FB} (Pin F12): The Negative Input of the Error Amplifier. Internally, this pin is connected to V_{OUT_LCL} pin with a 60.4k precision resistor. Different output voltages can be programmed with an additional resistor between V_{FB} and SGND pins. See the Applications Information section.

MARG0 (Pin C12): This pin is the LSB logic input for the margining function. Together with the MARG1 pin will determine if margin high, margin low or no margin state is applied. The pin has an internal pull-down resistor of 50k. See the Applications Information section.

MARG1 (Pin D12): This pin is the MSB logic input for the margining function. Together with the MARG0 pin will determine if margin high, margin low or no margin state is applied. The pin has an internal pull-down resistor of 50k. See the Applications Information section.

PIN FUNCTIONS (See Package Description for Pin Assignment)


SGND (Pin H12): Signal Ground. This pin connects to PGND at output capacitor point.

COMP (Pin A11): Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 0.7V corresponding to zero sense voltage (zero current).

PGOOD (Pin G12): Output Voltage Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is not within $\pm 10\%$ of the regulation point, after a 25 μ s power bad mask timer expires.

RUN (Pin A10): Run Control Pin. A voltage above 1.9V will turn on the module, and when below 1.9V, will turn off the module. A programmable UVLO function can be accomplished with a resistor from V_{IN} to this pin that has a 5.1V Zener to ground. Maximum pin voltage is 5V. Limit current into the RUN pin to less than 1mA.

V_{OUT_LCL} (Pin L12): V_{OUT} connects directly to this pin to bypass the remote sense amplifier, or $DIFFV_{OUT}$ connects to this pin when remote sense amplifier is used. V_{OUT_LCL} can be connected to V_{OUT} on the LTM4601-1, V_{OUT} is internally connected to V_{OUT_LCL} with 50 Ω in the LTM4601-1.



SIMPLIFIED BLOCK DIAGRAM




Figure 1. Simplified LTM4601/LTM4601-1 Block Diagram

DECOUPLING REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{IN} = 12\text{V}$. Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C_{IN}	External Input Capacitor Requirement ($V_{IN} = 4.5\text{V to } 20\text{V}$, $V_{OUT} = 1.5\text{V}$)	$I_{OUT} = 12\text{A}$, $3 \times 10\mu\text{F}$ Ceramics	20	30		μF
C_{OUT}	External Output Capacitor Requirement ($V_{IN} = 4.5\text{V to } 20\text{V}$, $V_{OUT} = 1.5\text{V}$)	$I_{OUT} = 12\text{A}$	100	200		μF

OPERATION

Power Module Description

The LTM4601 is a standalone nonisolated switching mode DC/DC power supply. It can deliver up to 12A of DC output current with some external input and output capacitors. This module provides precisely regulated output voltage programmable via one external resistor from $0.6V_{DC}$ to $5.0V_{DC}$ over a 4.5V to 20V wide input voltage. The typical application schematic is shown in Figure 18.

The LTM4601 has an integrated constant on-time current mode regulator, ultralow $R_{DS(ON)}$ FETs with fast switching speed and integrated Schottky diodes. The typical switching frequency is 850kHz at full load. With current mode control and internal feedback loop compensation, the LTM4601 module has sufficient stability margins and good transient performance under a wide range of operating conditions and with a wide range of output capacitors, even all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit. Besides, foldback current limiting is provided in an overcurrent condition while V_{FB} drops. Internal overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a $\pm 10\%$ window around the regulation point. Furthermore, in an overvoltage condition, internal top FET Q1 is turned off and bottom FET Q2 is turned on and held on until the overvoltage condition clears.

Pulling the RUN pin below 1V forces the controller into its shutdown state, turning off both Q1 and Q2. At low load current, the module works in continuous current mode by default to achieve minimum output voltage ripple.

When DRV_{CC} pin is connected to $INTV_{CC}$ an integrated 5V linear regulator powers the internal gate drivers. If a 5V external bias supply is applied on the DRV_{CC} pin, then an efficiency improvement will occur due to the reduced power loss in the internal linear regulator. This is especially true at the higher input voltage range.

The LTM4601 has a very accurate differential remote sense amplifier with very low offset. This provides for very accurate remote sense voltage measurement. The MPGM pin, MARG0 pin and MARG1 pin are used to support voltage margining, where the percentage of margin is programmed by the MPGM pin, and the MARG0 and MARG1 select margining.

The PLLIN pin provides frequency synchronization of the device to an external clock. The TRACK/SS pin is used for power supply tracking and soft-start programming.

APPLICATIONS INFORMATION

The typical LTM4601 application circuit is shown in Figure 18. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 2 for specific external capacitor requirements for a particular application.

V_{IN} to V_{OUT} Step-Down Ratios

There are restrictions in the maximum V_{IN} and V_{OUT} step down ratio that can be achieved for a given input voltage. These constraints are shown in the Typical Performance Characteristics curves labeled V_{IN} to V_{OUT} Step-Down Ratio. Note that additional thermal derating may apply. See the Thermal Considerations and Output Current Derating section of this data sheet.

Output Voltage Programming and Margining

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 1M and a 60.4k 0.5% internal feedback resistor connects V_{OUT} and V_{FB} pins together. The V_{OUT_LCL} pin is connected between the 1M and the 60.4k resistor. The 1M resistor is used to protect against an output overvoltage condition if the V_{OUT_LCL} pin is not connected to the output, or if the remote sense amplifier output is not connected to V_{OUT_LCL} . The output voltage will default to 0.6V. Adding a resistor R_{SET} from the V_{FB} pin to SGND pin programs the output voltage:

$$V_{OUT} = 0.6V \frac{60.4k + R_{SET}}{R_{SET}}$$

Table 1. Standard 1% Resistor Values

R_{SET} (k Ω)	Open	60.4	40.2	30.1	25.5	19.1	13.3	8.25
V_{OUT} (V)	0.6	1.2	1.5	1.8	2	2.5	3.3	5

The MPGM pin programs a current that when multiplied by an internal 10k resistor sets up the 0.6V reference $\pm$ offset for margining. A 1.18V reference divided by the RPGM resistor on the MPGM pin programs the current. Calculate $V_{OUT(MARGIN)}$:

$$V_{OUT(MARGIN)} = \frac{\%V_{OUT}}{100} \cdot V_{OUT}$$

where $\%V_{OUT}$ is the percentage of V_{OUT} you want to margin, and $V_{OUT(MARGIN)}$ is the margin quantity in volts:

$$R_{PGM} = \frac{V_{OUT}}{0.6V} \cdot \frac{1.18V}{V_{OUT(MARGIN)}} \cdot 10k$$

where R_{PGM} is the resistor value to place on the MPGM pin to ground.

The output margining will be $\pm$ margining of the value. This is controlled by the MARG0 and MARG1 pins. See the truth table below:

MARG1	MARG0	MODE
LOW	LOW	NO MARGIN
LOW	HIGH	MARGIN UP
HIGH	LOW	MARGIN DOWN
HIGH	HIGH	NO MARGIN

Input Capacitors

LTM4601 module should be connected to a low AC impedance DC source. Input capacitors are required to be placed adjacent to the module. In Figure 18, the 10 μ F ceramic input capacitors are selected for their ability to handle the large RMS current into the converter. An input bulk capacitor of 100 μ F is optional. This 100 μ F capacitor is only needed if the input source impedance is compromised by long inductive leads or traces.

APPLICATIONS INFORMATION

For a buck converter, the switching duty-cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor current ripple, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \cdot \sqrt{D \cdot (1-D)}$$

In the above equation, $\eta\%$ is the estimated efficiency of the power module. C_{IN} can be a switcher-rated electrolytic aluminum capacitor, OS-CON capacitor or high volume ceramic capacitor. Note the capacitor ripple current ratings are often based on temperature and hours of life. This makes it advisable to properly derate the input capacitor, or choose a capacitor rated at a higher temperature than required. Always contact the capacitor manufacturer for derating requirements.

In Figure 18, the 10 μ F ceramic capacitors are together used as a high frequency input decoupling capacitor. In a typical 12A output application, three very low ESR, X5R or X7R, 10 μ F ceramic capacitors are recommended. These decoupling capacitors should be placed directly adjacent to the module input pins in the PCB layout to minimize the trace inductance and high frequency AC noise. Each 10 μ F ceramic is typically good for 2A to 3A of RMS ripple current. Refer to your ceramics capacitor catalog for the RMS current ratings.

Multiphase operation with multiple LTM4601 devices in parallel will lower the effective input RMS ripple current due to the interleaving operation of the regulators. Application Note 77 provides a detailed explanation. Refer to Figure 2 for the input capacitor ripple current requirement as a function of the number of phases. The figure provides a ratio of RMS ripple current to DC load current as function of duty cycle and the number of paralleled phases. Pick

the corresponding duty cycle and the number of phases to arrive at the correct ripple current value. For example, the 2-phase parallel LTM4601 design provides 24A at 2.5V output from a 12V input. The duty cycle is $DC = 2.5V/12V = 0.21$. The 2-phase curve has a ratio of ~ 0.25 for a duty cycle of 0.21. This 0.25 ratio of RMS ripple current to a DC load current of 24A equals $\sim 6A$ of input RMS ripple current for the external input capacitors.

Output Capacitors

The LTM4601 is designed for low output voltage ripple. The bulk output capacitors defined as C_{OUT} are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. C_{OUT} can be a low ESR tantalum capacitor, a low ESR polymer capacitor or a ceramic capacitor. The typical capacitance is 200 μ F if all ceramic output capacitors are used. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spike is required. Table 2 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 5A/ μ s transient. The table optimizes total equivalent ESR and total bulk capacitance to maximize transient performance.




Figure 2. Normalized Input RMS Ripple Current vs Duty Factor for One to Six Modules (Phases)

APPLICATIONS INFORMATION

Multiphase operation with multiple LTM4601 devices in parallel will lower the effective output ripple current due to the interleaving operation of the regulators. For example, each LTM4601's inductor current of a 12V to 2.5V multiphase design can be read from the Inductor Ripple Current versus Duty Cycle graph (Figure 3). The large ripple current at low duty cycle and high output voltage

can be reduced by adding an external resistor from f_{SET} to ground which increases the frequency. If the duty cycle is $DC = 2.5V/12V = 0.21$, the inductor ripple current for 2.5V output at 21% duty cycle is ~6A in Figure 3.

Figure 4 provides a ratio of peak-to-peak output ripple current to the inductor current as a function of duty cycle and the number of paralleled phases. Pick the corresponding duty cycle and the number of phases to arrive at the correct output ripple current ratio value. If a 2-phase operation is chosen at a duty cycle of 21%, then 0.6 is the ratio. This 0.6 ratio of output ripple current to inductor ripple of 6A equals 3.6A of effective output ripple current. Refer to Application Note 77 for a detailed explanation of output ripple current reduction as a function of paralleled phases.

The output voltage ripple has two components that are related to the amount of bulk capacitance and effective series resistance (ESR) of the output bulk capacitance. Therefore, the output voltage ripple can be calculated with the known effective output ripple current. The equation: $\Delta V_{OUT(P-P)} \approx (\Delta I_L / (8 \cdot f \cdot m \cdot C_{OUT}) + ESR \cdot \Delta I_L)$, where f




Figure 3. Inductor Ripple Current vs Duty Cycle




Figure 4. Normalized Output Ripple Current vs Duty Cycle, $D_{Ir} = V_O T / L_I$, D_{Ir} = Each Phase's Inductor Current

APPLICATIONS INFORMATION

is frequency and m is the number of parallel phases. This calculation process can be easily fulfilled using our Linear Technology μ Module Design Tool.

Fault Conditions: Current Limit and Overcurrent Foldback

LTM4601 has a current mode controller, which inherently limits the cycle-by-cycle inductor current not only in steady-state operation, but also in transient.

To further limit current in the event of an overload condition, the LTM4601 provides foldback current limiting. If the output voltage falls by more than 50%, then the maximum output current is progressively lowered to about one sixth of its full current limit value.

Soft-Start and Tracking

The TRACK/SS pin provides a means to either soft-start the regulator or track it to a different power supply. A capacitor on this pin will program the ramp rate of the output voltage. A $1.5\mu\text{A}$ current source will charge up the external soft-start capacitor to 80% of the 0.6V internal voltage reference minus any margin delta. This will control the ramp of the internal reference and the output voltage. The total soft-start time can be calculated as:

$$t_{\text{SOFTSTART}} = 0.8V \cdot (0.6V - V_{\text{OUT(MARGIN)}}) \cdot \frac{C_{\text{SS}}}{1.5\mu\text{A}}$$

When the RUN pin falls below 1.5V, then the SS pin is reset to allow for proper soft-start control when the regulator is enabled again. Current foldback and force continuous mode are disabled during the soft-start process. The soft-start function can also be used to control the output ramp up time, so that another regulator can be easily tracked to it.

Output Voltage Tracking

Output voltage tracking can be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. The master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider. Figure 5 shows an example of coincident tracking. Ratiometric modes of tracking can be achieved by selecting different resistor values to change the output tracking ratio. The master output must be greater than the slave output for the tracking to work. Figure 6 shows the coincident output tracking characteristics.




Figure 5




Figure 6

APPLICATIONS INFORMATION

Run Enable

The RUN pin is used to enable the power module. The pin has an internal 5.1V Zener to ground. The pin can be driven with a logic input not to exceed 5V.

The RUN pin can also be used as an undervoltage lock out (UVLO) function by connecting a resistor divider from the input supply to the RUN pin:

$$V_{UVLO} = \frac{R1+R2}{R2} \cdot 1.5V$$

Power Good

The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin monitors a $\pm 10\%$ window around the regulation point and tracks with margining.

COMP Pin

This pin is the external compensation pin. The module has already been internally compensated for most output voltages. Table 2 is provided for most application requirements. A spice model will be provided for other control loop optimization.

PLLIN

The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked to the rising edge of the external clock. The frequency range is $\pm 30\%$ around the operating frequency of 850kHz. A pulse detection circuit is used to detect a clock on the PLLIN pin to turn on the phase lock loop. The pulse width of the clock has to be at least 400ns and 2V in amplitude. During the start-up of the regulator, the phase-lock loop function is disabled.

INTV_{CC} and DRV_{CC} Connection

An internal low dropout regulator produces an internal 5V supply that powers the control circuitry and DRV_{CC} for driving the internal power MOSFETs. Therefore, if the system does not have a 5V power rail, the LTM4601 can be directly powered by V_{IN}. The gate driver current through the LDO is about 20mA. The internal LDO power dissipation can be calculated as:

$$P_{LDO_LOSS} = 20mA \cdot (V_{IN} - 5V)$$

The LTM4601 also provides the external gate driver voltage pin DRV_{CC}. If there is a 5V rail in the system, it is recommended to connect DRV_{CC} pin to the external 5V rail. This is especially true for higher input voltages. Do not apply more than 6V to the DRV_{CC} pin. A 5V output can be used to power the DRV_{CC} pin with an external circuit as shown in Figure 16.

Parallel Operation of the Module

The LTM4601 device is an inherently current mode controlled device. Parallel modules will have very good current sharing. This will balance the thermals on the design. Figure 19 shows a schematic of the parallel design. The voltage feedback equation changes with the variable n as modules are paralleled:

$$V_{OUT} = 0.6V \frac{\frac{60.4k}{n} + R_{FB}}{R_{FB}}$$

n is the number of paralleled modules.

Figure 19 shows an LTM4601 and an LTM4601-1 used in a parallel design. The 2nd LTM4601 device does not require the remote sense amplifier, therefore, the LTM4601-1 device is used. An LTM4601 device can be used without the diff amp. V_{OSNS}⁺ can be tied to ground and the V_{OSNS}⁻ can be tied to INTV_{CC}. DIFFV_{OUT} can float. When using multiple LTM4601-1 devices in parallel with an LTM4601, limit the number to five for a total of six modules in parallel.

APPLICATIONS INFORMATION


Thermal Considerations and Output Current Derating

The power loss curves in Figures 7 and 8 can be used in coordination with the load current derating curves in Figures 9 to 14 for calculating an approximate θ_{JA} for the module with various heat sinking methods. Thermal models are derived from several temperature measurements at the bench and thermal modeling analysis. Thermal Application Note 103 provides a detailed explanation of the analysis for the thermal models and the derating curves. Tables 3 and 4 provide a summary of the equivalent θ_{JA} for the noted conditions. These equivalent θ_{JA} parameters are correlated to the measured values, and are improved with air flow. The case temperature is maintained at 100°C

or below for the derating curves. The maximum case temperature of 100°C is to allow for a rise of about 13°C to 25°C inside the μ Module with a thermal resistance θ_{JC} from junction to case between 6°C/W to 9°C/W. This will maintain the maximum junction temperature inside the μ Module below 125°C.


Safety Considerations

The LTM4601 modules do not provide isolation from V_{IN} to V_{OUT} . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.




4601 F07

Figure 7. 1.5V Power Loss




4601 F08

Figure 8. 3.3V Power Loss



4600 F09





Figure 9. No Heat Sink 5VIN



4601 F10

Figure 10. BGA Heat Sink 5VIN

APPLICATIONS INFORMATION

Figure 11. No Heat Sink 12V_{IN}Figure 12. BGA Heat Sink 12V_{IN}Figure 13. 12V_{IN}, 3.3V_{OUT}, No Heat SinkFigure 14. 12V_{IN}, 3.3V_{OUT}, BGA Heat Sink

APPLICATIONS INFORMATION

Table 2. Output Voltage Response Versus Component Matrix (Refer to Figure 18), 0A to 6A Load Step

TYPICAL MEASURED VALUES

C _{OUT1} VENDORS	PART NUMBER	C _{OUT2} VENDORS	PART NUMBER
TDK	C4532X5R0J107MZ (100µF, 6.3V)	SANYO POS CAP	6TPE330MIL (330µF, 6.3V)
TAIYO YUDEN	JMK432BJ107MU-T (100µF, 6.3V)	SANYO POS CAP	2R5TPE470M9 (470µF, 2.5V)
TAIYO YUDEN	JMK316BJ226ML-T501 (22µF, 6.3V)	SANYO POS CAP	4TPE470MCL (470µF, 4V)

V _{OUT} (V)	C _{IN} (CERAMIC)	C _{IN} (BULK)	C _{OUT1} (CERAMIC)	C _{OUT2} (BULK)	C _{COMP}	C3	V _{IN} (V)	DROOP (mV)	PEAK TO PEAK (mV)	RECOVERY TIME (µs)	LOAD STEP (A/µs)	R _{SET} (kΩ)
1.2	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	47pF	5	70	140	30	6	60.4
1.2	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	5	35	70	20	6	60.4
1.2	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	22pF	5	70	140	20	6	60.4
1.2	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	40	93	30	6	60.4
1.2	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	70	140	30	6	60.4
1.2	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	12	35	70	20	6	60.4
1.2	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	22pF	12	70	140	20	6	60.4
1.2	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	49	98	20	6	60.4
1.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	5	48	100	35	6	40.2
1.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	33pF	5	54	109	30	6	40.2
1.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	5	44	84	30	6	40.2
1.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	61	118	30	6	40.2
1.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	48	100	35	6	40.2
1.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	33pF	12	54	109	30	6	40.2
1.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	44	89	25	6	40.2
1.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	54	108	25	6	40.2
1.8	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	47pF	5	48	100	30	6	30.1
1.8	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	5	44	90	20	6	30.1
1.8	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	5	68	140	30	6	30.1
1.8	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	65	130	30	6	30.1
1.8	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	12	60	120	30	6	30.1
1.8	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 2.5V	NONE	100pF	12	60	120	30	6	30.1
1.8	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	68	140	30	6	30.1
1.8	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	65	130	20	6	30.1
2.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	5	48	103	30	6	19.1
2.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	220pF	5	56	113	30	6	19.1
2.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	NONE	5	57	116	30	6	19.1
2.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	5	60	115	25	6	19.1
2.5	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	12	48	103	30	6	19.1
2.5	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	NONE	12	51	102	30	6	19.1
2.5	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	220pF	12	56	113	30	6	19.1
2.5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	220pF	12	70	140	25	6	19.1
3.3	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	7	120	240	30	6	13.3
3.3	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	7	110	214	30	6	13.3
3.3	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	100pF	7	110	214	30	6	13.3
3.3	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	7	114	230	30	6	13.3
3.3	2 × 10µF 25V	150µF 35V	1 × 100µF 6.3V	470µF 4V	NONE	100pF	12	110	214	30	6	13.3
3.3	2 × 10µF 25V	150µF 35V	3 × 22µF 6.3V	470µF 4V	NONE	150pF	12	110	214	35	6	13.3
3.3	2 × 10µF 25V	150µF 35V	2 × 100µF 6.3V	330µF 6.3V	NONE	100pF	12	110	214	35	6	13.3
3.3	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	100pF	12	114	230	30	6	13.3
5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	22pF	15	188	375	25	6	8.25
5	2 × 10µF 25V	150µF 35V	4 × 100µF 6.3V	NONE	NONE	22pF	20	159	320	25	6	8.25

APPLICATIONS INFORMATION

Table 3. 1.5V Output at 12A

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figures 9, 11	5, 12	Figure 7	0	None	15.2
Figures 9, 11	5, 12	Figure 7	200	None	14
Figures 9, 11	5, 12	Figure 7	400	None	12
Figures 10, 12	5, 12	Figure 7	0	BGA Heat Sink	13.9
Figures 10, 12	5, 12	Figure 7	200	BGA Heat Sink	11.3
Figures 10, 12	5, 12	Figure 7	400	BGA Heat Sink	10.25

Table 4. 3.3V Output at 12A

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 13	12	Figure 8	0	None	15.2
Figure 13	12	Figure 8	200	None	14.6
Figure 13	12	Figure 8	400	None	13.4
Figure 14	12	Figure 8	0	BGA Heat Sink	13.9
Figure 14	12	Figure 8	200	BGA Heat Sink	11.1
Figure 14	12	Figure 8	400	BGA Heat Sink	10.5

Heat Sink Manufacturer

Wakefield Engineering	Part No: 20069	Phone: 603-635-2800
-----------------------	----------------	---------------------

APPLICATIONS INFORMATION

Layout Checklist/Example

The high integration of LTM4601 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including V_{IN} , PGND and V_{OUT} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{IN} , PGND and V_{OUT} pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit. Refer frequency synchronization source to power ground.

- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to PGND underneath the unit.

Figure 15 gives a good example of the recommended layout.




Figure 15. Recommended Layout

APPLICATIONS INFORMATION

Frequency Adjustment

The LTM4601 is designed to typically operate at 850kHz across most input conditions. The f_{SET} pin is normally left open or decoupled with an optional 1000pF capacitor. The switching frequency has been optimized for maintaining constant output ripple noise over most operating ranges. The 850kHz switching frequency and the 400ns minimum off time can limit operation at higher duty cycles like 5V to 3.3V, and produce excessive inductor ripple currents for lower duty cycle applications like 20V to 5V. The 5V and 3.3V drop out curves are modified by adding an external resistor on the f_{SET} pin to allow for lower input voltage operation, or higher input voltage operation.

Example for 5V Output

LTM4601 minimum on-time = 100ns;

$$t_{ON} = ((4.8 \cdot 10\text{pf})/I_{fSET})$$

LTM4601 minimum off-time = 400ns; $t_{OFF} = t - t_{ON}$,

where $t = 1/\text{Frequency}$

$$\text{Duty Cycle} = t_{ON}/t \text{ or } V_{OUT}/V_{IN}$$

Equations for setting frequency:

$I_{fSET} = (V_{IN}/(3 \cdot R_{fSET}))$, for 20V operation, $I_{fSET} = 170\mu\text{A}$, $t_{ON} = ((4.8 \cdot 10\text{pF})/I_{fSET})$, $t_{ON} = 282\text{ns}$, where the internal R_{fSET} is 39.2k. $\text{Frequency} = (V_{OUT}/(V_{IN} \cdot t_{ON})) = (5\text{V}/(20 \cdot 282\text{ns})) \sim 886\text{kHz}$. The inductor ripple current begins to get high at the higher input voltages due to a larger voltage across the inductor. This is noted in the Typical Inductor Ripple Current versus Duty Cycle graph (Figure 3) where $I_L \approx 10\text{A}$ at 25% duty cycle. The inductor ripple current can be lowered at the higher input voltages by adding an external resistor from f_{SET} to ground to increase the switching frequency. An 8A ripple current is chosen, and the total peak current is equal to 1/2 of the 8A ripple current plus the output current. The 5V output current is limited to 8A, so the total peak current is less than 12A. This is below the

14A peak specified value. A 100k resistor is placed from f_{SET} to ground, and the parallel combination of 100k and 39.2k equates to 28k. The I_{fSET} calculation with 28k and 20V input voltage equals $238\mu\text{A}$. This equates to a t_{ON} of 200ns. This will increase the switching frequency from $\sim 886\text{kHz}$ to $\sim 1.25\text{MHz}$ for the 20V to 5V conversion. The minimum on time is above 100ns at 20V input. Since the switching frequency is approximately constant over input and output conditions, then the lower input voltage range is limited to 10V for the 1.25MHz operation due to the 400ns minimum off time. Equation: $t_{ON} = (V_{OUT}/V_{IN}) \cdot (1/\text{Frequency})$ equates to a 400ns on time, and a 400ns off time. The “ V_{IN} to V_{OUT} Step Ratio Curve” reflects an operating range of 10V to 20V for 1.25MHz operation with a 100k resistor to ground, and an 8V to 16V operation for f_{SET} floating. These modifications are made to provide wider input voltage ranges for the 5V output designs while limiting the inductor ripple current, and maintaining the 400ns minimum off time.

Example for 3.3V Output

LTM4601 minimum on-time = 100ns;

$$t_{ON} = ((3.3 \cdot 10\text{pF})/I_{fSET})$$

LTM4601 minimum off-time = 400ns;

$t_{OFF} = t - t_{ON}$, where $t = 1/\text{Frequency}$

$$\text{Duty Cycle (DC)} = t_{ON}/t \text{ or } V_{OUT}/V_{IN}$$

Equations for setting frequency:

$I_{fSET} = (V_{IN}/(3 \cdot R_{fSET}))$, for 20V operation, $I_{fSET} = 170\mu\text{A}$, $t_{ON} = ((3.3 \cdot 10\text{pF})/I_{fSET})$, $t_{ON} = 195\text{ns}$, where the internal R_{fSET} is 39.2k. $\text{Frequency} = (V_{OUT}/(V_{IN} \cdot t_{ON})) = (3.3\text{V}/(20 \cdot 195\text{ns})) \sim 846\text{kHz}$. The minimum on-time and minimum-off time are within specification at 195ns and 980ns. The 4.5V minimum input for converting 3.3V output will not meet the minimum off-time specification of 400ns. $t_{ON} = 868\text{ns}$, $\text{Frequency} = 850\text{kHz}$, $t_{OFF} = 315\text{ns}$.

APPLICATIONS INFORMATION

Solution

Lower the switching frequency at lower input voltages to allow for higher duty cycles, and meet the 400ns minimum off-time at 4.5V input voltage. The off-time should be about 500ns with 100ns guard band. The duty cycle for $(3.3V/4.5) = \sim 73\%$. Frequency = $(1 - DC)/t_{OFF}$ or $(1 - 0.73)/500ns = 540kHz$. The switching frequency needs to be lowered to 540kHz at 4.5V input. $t_{ON} = DC/\text{frequency}$, or 1.35 μs . The f_{SET} pin voltage compliance is $1/3$ of V_{IN} , and the I_{fSET} current equates to 38 μA with the internal 39.2k.

The I_{fSET} current needs to be 24 μA for 540kHz operation. A resistor can be placed from V_{OUT} to f_{SET} to lower the effective I_{fSET} current out of the f_{SET} pin to 24 μA . The f_{SET} pin is $4.5V/3 = 1.5V$ and $V_{OUT} = 3.3V$, therefore 130k will source 14 μA into the f_{SET} node and lower the I_{fSET} current to 24 μA . This enables the 540kHz operation and the 4.5V to 20V input operation for down converting to 3.3V output. The frequency will scale from 540kHz to 1.1 MHz over this input range. This provides for an effective output current of 8A over the input range.




Figure 16. 5V at 8A Design Without Differential Amplifier

APPLICATIONS INFORMATION





Figure 17. 3.3V at 10A Design

Figure 18. Typical 4.5V-20V_{IN}, 1.5V at 12A Design

APPLICATIONS INFORMATION





Figure 19. 2-Phase Parallel, 1.5V at 24A Design

TYPICAL APPLICATIONS

4-Phase, Four Outputs (3.3V, 2.5V, 1.8V and 1.5V) with Tracking



SUGGESTED SOLDER PAD LAYOUT

TOP VIEW

BOTTOM VIEW

DETAIL A

DETAIL B

DETAIL C

DETAIL D

DETAIL E

DETAIL F

DETAIL G

DETAIL H

DETAIL I

DETAIL J

DETAIL K

DETAIL L

DETAIL M

DETAIL N

DETAIL O

DETAIL P

DETAIL Q

DETAIL R

DETAIL S

DETAIL T

DETAIL U

DETAIL V

DETAIL W

DETAIL X

DETAIL Y

DETAIL Z

DETAIL AA

DETAIL AB

DETAIL AC

DETAIL AD

DETAIL AE

DETAIL AF

DETAIL AG

DETAIL AH

DETAIL AI

DETAIL AJ

DETAIL AK

DETAIL AL

DETAIL AM

DETAIL AN

DETAIL AO

DETAIL AP

DETAIL AQ

DETAIL AR

DETAIL AS

DETAIL AT

DETAIL AU

DETAIL AV

DETAIL AW

DETAIL AX

DETAIL AY

DETAIL AZ

DETAIL BA

DETAIL BB

DETAIL BC

DETAIL BD

DETAIL BE

DETAIL BF

DETAIL BG

DETAIL BH

DETAIL BI

DETAIL BJ

DETAIL BK

DETAIL BL

DETAIL BM

DETAIL BN

DETAIL BO

DETAIL BP

DETAIL BQ

DETAIL BR

DETAIL BS

DETAIL BT

DETAIL BU

DETAIL BV

DETAIL BW

DETAIL BX

DETAIL BY

DETAIL BZ

DETAIL CA

DETAIL CB

DETAIL CC

DETAIL CD

DETAIL CE

DETAIL CF

DETAIL CG

DETAIL CH

DETAIL CI

DETAIL CJ

DETAIL CK

DETAIL CL

DETAIL CM

DETAIL CN

DETAIL CO

DETAIL CP

DETAIL CQ

DETAIL CR

DETAIL CS

DETAIL CT

DETAIL CU

DETAIL CV

DETAIL CW

DETAIL CX

DETAIL CY

DETAIL CZ

DETAIL DA

DETAIL DB

DETAIL DC

DETAIL DD

DETAIL DE

DETAIL DF

DETAIL DG

DETAIL DH

DETAIL DI

DETAIL DJ

DETAIL DK

DETAIL DL

DETAIL DM

DETAIL DN

DETAIL DO

DETAIL DP

DETAIL DQ

DETAIL DR

DETAIL DS

DETAIL DT

DETAIL DU

DETAIL DV

DETAIL DW

DETAIL DX

DETAIL DY

DETAIL DZ

DETAIL EA

DETAIL EB

DETAIL EC

DETAIL ED

DETAIL EE

DETAIL EF

DETAIL EG

DETAIL EH

DETAIL EI

DETAIL EJ

DETAIL EK

DETAIL EL

DETAIL EM

DETAIL EN

DETAIL EO

DETAIL EP

DETAIL EQ

DETAIL ER

DETAIL ES

DETAIL ET

DETAIL EU

DETAIL EV

DETAIL EW

DETAIL EX

DETAIL EY

DETAIL EZ

DETAIL FA

DETAIL FB

DETAIL FC

DETAIL FD

DETAIL FE

DETAIL FF

DETAIL FG

DETAIL FH

DETAIL FI

DETAIL FJ

DETAIL FK

DETAIL FL

DETAIL FM

DETAIL FN

DETAIL FO

DETAIL FP

DETAIL FQ

DETAIL FR

DETAIL FS

DETAIL FT

DETAIL FU

DETAIL FV

DETAIL FW

DETAIL FX

DETAIL FY

DETAIL FZ

DETAIL GA

DETAIL GB

DETAIL GC

DETAIL GD

DETAIL GE

DETAIL GF

DETAIL GG

DETAIL GH

DETAIL GI

DETAIL GJ

DETAIL GK

DETAIL GL

DETAIL GM

DETAIL GN

DETAIL GO

DETAIL GP

DETAIL GQ

DETAIL GR

DETAIL GS

DETAIL GT

DETAIL GU

DETAIL GV

DETAIL GW

DETAIL GX

DETAIL GY

DETAIL GZ

DETAIL HA

DETAIL HB

DETAIL HC

DETAIL HD

DETAIL HE

DETAIL HF

DETAIL HG

DETAIL HH

DETAIL HI

DETAIL HJ

DETAIL HK

DETAIL HL

DETAIL HM

DETAIL HN

DETAIL HO

DETAIL HP

DETAIL HQ

DETAIL HR

DETAIL HS

DETAIL HT

DETAIL HU

DETAIL HV

DETAIL HW

DETAIL HX

DETAIL HY

DETAIL HZ

DETAIL IA

DETAIL IB

DETAIL IC

DETAIL ID

DETAIL IE

DETAIL IF

DETAIL IG

DETAIL IH

DETAIL II

DETAIL IJ

DETAIL IK

DETAIL IL

DETAIL IM

DETAIL IN

DETAIL IO

DETAIL IP

DETAIL IQ

DETAIL IR

DETAIL IS

DETAIL IT

DETAIL IU

DETAIL IV

DETAIL IW

DETAIL IX

DETAIL IY

DETAIL IZ

DETAIL JA

DETAIL JB

DETAIL JC

DETAIL JD

DETAIL JE

DETAIL JF

DETAIL JG

DETAIL JH

DETAIL JI

DETAIL JJ

DETAIL JK

DETAIL JL

DETAIL JM

DETAIL JN

DETAIL JO

DETAIL JP

DETAIL JQ

DETAIL JR

DETAIL JS

DETAIL JT

DETAIL JU

DETAIL JV

DETAIL JW

DETAIL JX

DETAIL JY

DETAIL JZ

DETAIL KA

DETAIL KB

DETAIL KC

DETAIL KD

DETAIL KE

DETAIL KF

DETAIL KG

DETAIL KH

DETAIL KI

DETAIL KJ

DETAIL KK

DETAIL KL

DETAIL KM

DETAIL KN

DETAIL KO

DETAIL KP

DETAIL KQ

DETAIL KR

DETAIL KS

DETAIL KT

DETAIL KU

DETAIL KV

DETAIL KW

DETAIL KX

DETAIL KY

DETAIL KZ

DETAIL LA

DETAIL LB

DETAIL LC

DETAIL LD

DETAIL LE

DETAIL LF

DETAIL LG

DETAIL LH

DETAIL LI

DETAIL LJ

DETAIL LK

DETAIL LL

DETAIL LM

DETAIL LN

DETAIL LO

DETAIL LP

DETAIL LQ

DETAIL LR

DETAIL LS

DETAIL LT

DETAIL LU

DETAIL LV

DETAIL LW

DETAIL LX

DETAIL LY

DETAIL LZ

DETAIL MA

DETAIL MB

DETAIL MC

DETAIL MD

DETAIL ME

DETAIL MF

DETAIL MG

DETAIL MH

DETAIL MI

DETAIL MJ

<

PACKAGE DESCRIPTION

**Pin Assignment Tables
(Arranged by Pin Number)**

PIN NAME	PIN NAME	PIN NAME	PIN NAME	PIN NAME	PIN NAME
A1 V_{IN}	B1 V_{IN}	C1 V_{IN}	D1 PGND	E1 PGND	F1 PGND
A2 V_{IN}	B2 V_{IN}	C2 V_{IN}	D2 PGND	E2 PGND	F2 PGND
A3 V_{IN}	B3 V_{IN}	C3 V_{IN}	D3 PGND	E3 PGND	F3 PGND
A4 V_{IN}	B4 V_{IN}	C4 V_{IN}	D4 PGND	E4 PGND	F4 PGND
A5 V_{IN}	B5 V_{IN}	C5 V_{IN}	D5 PGND	E5 PGND	F5 PGND
A6 V_{IN}	B6 V_{IN}	C6 V_{IN}	D6 PGND	E6 PGND	F6 PGND
A7 INTV _{CC}	B7 -	C7 -	D7 -	E7 PGND	F7 PGND
A8 PLLIN	B8 -	C8 -	D8 -	E8 -	F8 PGND
A9 TRACK/SS	B9 -	C9 -	D9 -	E9 -	F9 PGND
A10 RUN	B10 -	C10 -	D10 -	E10 -	F10 -
A11 COMP	B11 -	C11 -	D11 -	E11 -	F11 -
A12 MPM	B12 f_{SET}	C12 MARG0	D12 MARG1	E12 DRV _{CC}	F12 V_{FB}

PIN NAME	PIN NAME	PIN NAME	PIN NAME	PIN NAME	PIN NAME
G1 PGND	H1 PGND	J1 V_{OUT}	K1 V_{OUT}	L1 V_{OUT}	M1 V_{OUT}
G2 PGND	H2 PGND	J2 V_{OUT}	K2 V_{OUT}	L2 V_{OUT}	M2 V_{OUT}
G3 PGND	H3 PGND	J3 V_{OUT}	K3 V_{OUT}	L3 V_{OUT}	M3 V_{OUT}
G4 PGND	H4 PGND	J4 V_{OUT}	K4 V_{OUT}	L4 V_{OUT}	M4 V_{OUT}
G5 PGND	H5 PGND	J5 V_{OUT}	K5 V_{OUT}	L5 V_{OUT}	M5 V_{OUT}
G6 PGND	H6 PGND	J6 V_{OUT}	K6 V_{OUT}	L6 V_{OUT}	M6 V_{OUT}
G7 PGND	H7 PGND	J7 V_{OUT}	K7 V_{OUT}	L7 V_{OUT}	M7 V_{OUT}
G8 PGND	H8 PGND	J8 V_{OUT}	K8 V_{OUT}	L8 V_{OUT}	M8 V_{OUT}
G9 PGND	H9 PGND	J9 V_{OUT}	K9 V_{OUT}	L9 V_{OUT}	M9 V_{OUT}
G10 -	H10 -	J10 V_{OUT}	K10 V_{OUT}	L10 V_{OUT}	M10 V_{OUT}
G11 -	H11 -	J11 -	K11 V_{OUT}	L11 V_{OUT}	M11 V_{OUT}
G12 PGOOD	H12 SGND	J12 V_{OSNS}^{+}	K12 DIFFV _{OUT}	L12 V_{OUT_LCL}	M12 V_{OSNS}^{-}

PACKAGE DESCRIPTION

Pin Assignment Tables
(Arranged by Pin Function)

PIN NAME		PIN NAME		PIN NAME		PIN NAME		PIN NAME	
A1	V _{IN}	D1	PGND	J1	V _{OUT}	A7	INTVCC	B7	-
A2	V _{IN}	D2	PGND	J2	V _{OUT}	A8	PLLIN	B8	-
A3	V _{IN}	D3	PGND	J3	V _{OUT}	A9	TRACK/SS	B9	-
A4	V _{IN}	D4	PGND	J4	V _{OUT}	A10	RUN	B10	-
A5	V _{IN}	D5	PGND	J5	V _{OUT}	A11	COMP	B11	-
A6	V _{IN}	D6	PGND	J6	V _{OUT}	A12	MPGM		
				J7	V _{OUT}			C7	-
B1	V _{IN}	E1	PGND	J8	V _{OUT}	B12	f _{SET}	C8	-
B2	V _{IN}	E2	PGND	J9	V _{OUT}	C12	MARG0	C9	-
B3	V _{IN}	E3	PGND	J10	V _{OUT}	D12	MARG1	C10	-
B4	V _{IN}	E4	PGND					C11	-
B5	V _{IN}	E5	PGND	K1	V _{OUT}	E12	DRV _{CC}	D7	-
B6	V _{IN}	E6	PGND	K2	V _{OUT}	F12	V _{FB}	D8	-
		E7	PGND	K3	V _{OUT}	G12	PGOOD	D9	-
C1	V _{IN}	F1	PGND	K4	V _{OUT}	H12	SGND	D10	-
C2	V _{IN}	F2	PGND	K5	V _{OUT}			D11	-
C3	V _{IN}	F3	PGND	K6	V _{OUT}	J12	V _{OSNS} ⁺	E8	-
C4	V _{IN}	F4	PGND	K7	V _{OUT}	K12	DIFFV _{OUT}	E9	-
C5	V _{IN}	F5	PGND	K8	V _{OUT}	L12	V _{OUT_LCL}	E10	-
C6	V _{IN}	F6	PGND	K9	V _{OUT}	M12	V _{OSNS} ⁻	E11	-
		F7	PGND	K10	V _{OUT}			F10	-
		F8	PGND	K11	V _{OUT}			F11	-
		F9	PGND						
		G1	PGND	L1	V _{OUT}			G10	-
		G2	PGND	L2	V _{OUT}			G11	-
		G3	PGND	L3	V _{OUT}				
		G4	PGND	L4	V _{OUT}			H10	-
		G5	PGND	L5	V _{OUT}			H11	-
		G6	PGND	L6	V _{OUT}				
		G7	PGND	L7	V _{OUT}			J11	-
		G8	PGND	L8	V _{OUT}				
		G9	PGND	L9	V _{OUT}				
				L10	V _{OUT}				
		H1	PGND	L11	V _{OUT}				
		H2	PGND						
		H3	PGND	M1	V _{OUT}				
		H4	PGND	M2	V _{OUT}				
		H5	PGND	M3	V _{OUT}				
		H6	PGND	M4	V _{OUT}				
		H7	PGND	M5	V _{OUT}				
		H8	PGND	M6	V _{OUT}				
		H9	PGND	M7	V _{OUT}				
				M8	V _{OUT}				
				M9	V _{OUT}				
				M10	V _{OUT}				
				M11	V _{OUT}				

REVISION HISTORY (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
B	1/10	Added Note 5	2, 4

LTM4601/LTM4601-1

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC2900	Quad Supply Monitor with Adjustable Reset Timer	Monitors Four Supplies; Adjustable Reset Timer
LTC2923	Power Supply Tracking Controller	Tracks Both Up and Down; Power Supply Sequencing
LT3825/LT3837	Synchronous Isolated Flyback Controllers	No Optocoupler Required; 3.3V, 12A Output; Simple Design
LTM4600	10A DC/DC μ Module	Basic 10A DC/DC μ Module
LTM4601	12A DC/DC μ Module with PLL, Output Tracking/ Margining and Remote Sensing	Synchronizable, PolyPhase Operation to 48A, LTM4601-1 Version Has No Remote Sensing
LTM4602	6A DC/DC μ Module	Pin Compatible with the LTM4600
LTM4603	6A DC/DC μ Module with PLL and Output Tracking/ Margining and Remote Sensing	Synchronizable, PolyPhase Operation to 48A, LTM4601-1 Version Has No Remote Sensing, Pin Compatible with the LTM4601

This product contains technology licensed from Silicon Semiconductor Corporation.  Silicon Semiconductor® 4601fb