

4K-bit TTL bipolar PROM (1024 x 4)**82S137A****FEATURES**

- Address access time: 55ns max
- Input loading: -150µA max
- On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are Low level
- Fully TTL compatible
- Two chip enable inputs
- Outputs: 3-State

APPLICATIONS

- Sequential controllers
- Control store
- Random logic
- Code conversion

DESCRIPTION

The 82S137A is field-programmable, which means that custom patterns are immediately available by following the Philips Generic I fusing procedure. The 82S137A is supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

This device includes on-chip decoding and 2 chip enable inputs for ease of memory expansion. It features 3-State outputs for optimization of word expansion in bused organizations.



ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
18-pin Ceramic DIP (300mil-wide)	82S137A/BVA	GDIP1-T18
18-pin Ceramic Flat Pack	82S137A/BYA	GDFF2-F18

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _I	Input voltage	+5.5	V _{DC}
V _O	Output voltage Off-State	+5.5	V _{DC}
T _A	Operating temperature range	-55 to +125	°C
T _{STG}	Storage temperature range	-65 to +150	°C

PIN CONFIGURATION**BLOCK DIAGRAM**

7110826 0085860 3T3

November 10, 1987

1074

853-0259 F00354

4K-bit TTL bipolar PROM (1024 x 4)

82S137A

DC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS ^{1,2}	LIMITS			UNIT
			Min	Typ ⁵	Max	
Input voltage						
V _{IL}	Low	V _{CC} = 4.5V, I _I = -18mA	2.0	-0.8	0.8	V
V _{IH}	High					V
V _{IK}	Clamp					V
Output voltage						
V _{OL}	Low	CE _{1,2} = Low I _O = 16mA	2.4		0.5	V
V _{OH}	High	V _{CC} = 4.5V, I _O = -2mA				V
Input current						
I _{IL}	Low	V _{CC} = 5.5V			-150	μA
I _{IH}	High	V _I = 0.45V V _I = 5.5V				
Output current						
I _{OZ}	Hi-Z state	V _{CC} = 5.5V CE _{1,2} = High, V _O = 5.5V CE _{1,2} = High, V _O = 0.5V	-15		40	μA
I _{OS}	Short circuit ³	CE _{1,2} = Low, V _O = 0V V _{CC} = 5.5V, High stored			-40 -85	μA mA
Supply current						
I _{CC}		V _{CC} = 5.5V, CE _{1,2} = High		85	140	mA
Capacitance ⁶						
C _{IN}	Input	CE _{1,2} = High, V _{CC} = 5.0V V _I = 2.0V V _O = 2.0V		5	10	pF
C _{OUT}	Output					

AC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{\text{CC}} \leq 5.5\text{V}$

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ ⁵	Max	
t_{AA}	Access time ⁴	Output	Address		35	55	ns
t_{CE}	Access time ⁴	Output	Chip Enable		20	30	ns
t_{CD}	Disable time	Output	Chip Disable		20	30	ns

NOTES:

1. Positive current is defined as into the terminal referenced.
2. All voltages with respect to network ground.
3. Duration of short circuit should not exceed 1 second.
4. Tested at an address cycle time of $1\mu\text{s}$.
5. Typical values are at $V_{\text{CC}} = 5\text{V}$, $T_A = +25^{\circ}\text{C}$.
6. Guaranteed, but not tested.

7110826 0085861 23T


November 10, 1987

1075


4K-bit TTL bipolar PROM (1024 x 4)

82S137A


TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS



TIMING DIAGRAM



7110826 0085862 176

November 10, 1987

1076