

Distributed by:

**JAMECO**<sup>®</sup>  
ELECTRONICS

**www.Jameco.com ♦ 1-800-831-4242**

The content and copyrights of the attached  
material are the property of its owner.

Jameco Part Number 1753661

# High Efficiency Synchronous Step-Down Switching Regulator

## FEATURES

- Dual N-Channel MOSFET Synchronous Drive
- **Programmable/Synchronizable Fixed Frequency**
- $V_{OUT}$  Range: 0.8V to 7V
- Wide  $V_{IN}$  Range: 3.5V to 36V Operation
- Very Low Dropout Operation: 99% Duty Cycle
- **OPTI-LOOP™ Compensation Minimizes  $C_{OUT}$**
- **$\pm 1\%$  Output Voltage Accuracy**
- **Power Good Output Voltage Monitor**
- Internal Current Foldback
- Output Overvoltage Crowbar Protection
- Latched Short-Circuit Shutdown Timer with Defeat Option
- Optional Programmable Soft-Start
- Remote Output Voltage Sense
- Logic Controlled Micropower Shutdown:  $I_Q < 25\mu A$
- Available in 16-Lead Narrow SSOP and SO Packages

## APPLICATIONS

- Notebook and Palmtop Computers, PDAs
- Power Supply for Mobile Pentium® III Processor with SpeedStep™ Technology
- Cellular Telephones and Wireless Modems

LT, LTC and LT are registered trademarks of Linear Technology Corporation.  
Burst Mode and OPTI-LOOP are trademarks of Linear Technology Corporation.  
Pentium is a registered trademark of Intel Corporation. SpeedStep is a trademark of Intel Corporation.

## DESCRIPTION

The LTC®1735-1 is a synchronous step-down switching regulator controller optimized for CPU power. OPTI-LOOP compensation allows the transient response to be optimized over a wide range of output capacitance and ESR values.

The operating frequency (synchronizable up to 500kHz) is set by an external capacitor allowing maximum flexibility in optimizing efficiency. The output voltage is monitored by a power good window comparator that indicates when the output is within 7.5% of its programmed value, conforming to Intel Mobile CPU Specifications.

Protection features include internal foldback current limiting, output overvoltage crowbar and optional short-circuit shutdown. Soft-start is provided by an external capacitor that can be used to properly sequence supplies. The operating current level is user-programmable via an external current sense resistor. Wide input supply range allows operation from 3.5V to 30V (36V maximum).

Pin defeatable Burst Mode™ operation provides high efficiency at low load currents while 99% duty cycle provides low dropout operation.

## TYPICAL APPLICATION




Figure 1. CPU Core DC/DC Converter with Dynamic Voltage Selection from SpeedStep Enabled Processors

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

Input Supply Voltage ( $V_{IN}$ )	36V to $-0.3V$
Topside Driver Supply Voltage (BOOST)	42V to $-0.3V$
Switch Voltage (SW)	36V to $-5V$
INTV <sub>CC</sub> , EXT <sub>CC</sub> (BOOST, SW) Voltages	7V to $-0.3V$
SENSE <sup>+</sup> , SENSE <sup>-</sup> , PGOOD Voltages	1.1(INTV <sub>CC</sub> + 0.3V) to $-0.3V$
I <sub>TH</sub> , V <sub>SENSE</sub> , C <sub>OSC</sub> Voltages	2.7V to $-0.3V$
RUN/SS Voltage	(INTV <sub>CC</sub> + 0.3V) to $-0.3V$
Peak Driver Output Current <10 $\mu$ s (TG, BG)	3A
INTV <sub>CC</sub> Output Current	50mA
Operating Ambient Temperature Range	
LTC1735C-1	0°C to 85°C
LTC1735I-1	$-40^{\circ}\text{C}$ to 85°C
Junction Temperature (Note 2)	125°C
Storage Temperature Range	$-65^{\circ}\text{C}$ to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

## PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER
C <sub>OSC</sub> [1]	[16] TG	LTC1735CGN-1 LTC1735CS-1 LTC1735IGN-1 LTC1735IS-1
RUN/SS [2]	[15] BOOST	
I <sub>TH</sub> [3]	[14] SW	
PGOOD [4]	[13] V <sub>IN</sub>	
SENSE <sup>-</sup> [5]	[12] INTV <sub>CC</sub>	
SENSE <sup>+</sup> [6]	[11] BG	GN PART MARKING
V <sub>SENSE</sub> [7]	[10] PGND	
SGND [8]	[9] EXT <sub>VCC</sub>	17351 173511
GN PACKAGE 16-LEAD PLASTIC SSOP		
S PACKAGE 16-LEAD PLASTIC SO		
T <sub>JMAX</sub> = 125°C, θ <sub>JA</sub> = 130°C/W (GN) T <sub>JMAX</sub> = 125°C, θ <sub>JA</sub> = 110°C/W (S)		

Consult factory for Military grade parts.

**ELECTRICAL CHARACTERISTICS** The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}\text{C}$ .  $V_{IN} = 15V$ ,  $V_{RUN/SS} = 5V$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Main Control Loop							
I <sub>VOSENSE</sub>	Feedback Current	(Note 3)			−4	−25	nA
V <sub>OSENSE</sub>	Feedback Voltage	(Note 3)	●	0.792	0.8	0.808	V
ΔV <sub>LINEREG</sub>	Reference Voltage Line Regulation	V <sub>IN</sub> = 3.6V to 30V (Note 3)			0.001	0.02	%/V
ΔV <sub>LOADREG</sub>	Output Voltage Load Regulation	(Note 3)					
		Measured in Servo Loop; V <sub>ITH</sub> = 0.7V	●		0.1	0.3	%
		Measured in Servo Loop; V <sub>ITH</sub> = 2V	●		−0.1	−0.3	%
DF Max	Maximum Duty Factor	In Dropout		98	99.4		%
g <sub>m</sub>	Transconductance Amplifier g <sub>m</sub>				1.3		mmho
V <sub>OVL</sub>	Feedback Overvoltage Lockout		●	0.84	0.86	0.88	V
I <sub>Q</sub>	Input DC Supply Current	(Note 5)					
	Normal Mode	3.6V < V <sub>IN</sub> < 30V			450		μA
	Shutdown	V <sub>RUN/SS</sub> = 0V			15	25	μA
V <sub>RUN/SS</sub>	Run Pin Start Threshold	V <sub>RUN/SS</sub> , Ramping Positive		1.0	1.5	1.9	V
	Run Pin Begin Latchoff Threshold	V <sub>RUN/SS</sub> , Ramping Positive			4.1	4.5	V
I <sub>RUN/SS</sub>	Soft-Start Charge Current	V <sub>RUN/SS</sub> = 0V		−0.7	−1.2		μA
I <sub>SCL</sub>	RUN/SS Discharge Current	Soft Short Condition, V <sub>OSENSE</sub> = 0.5V, V <sub>RUN/SS</sub> = 4.5V		0.5	2	4	μA
UVLO	Undervoltage Lockout	Measured at V <sub>IN</sub> Pin (Ramping Negative)	●		3.5	3.9	V
ΔV <sub>SENSE(MAX)</sub>	Maximum Current Sense Threshold	V <sub>OSENSE</sub> = 0.7V	●	60	75	85	mV
I <sub>SENSE</sub>	SENSE Pins Total Source Current	V <sub>SENSE</sub> <sup>−</sup> = V <sub>SENSE</sub> <sup>+</sup> = 0V			60	80	μA
t <sub>ON(MIN)</sub>	Minimum On-Time	Tested with a Square Wave (Note 4)			160	200	ns

# ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $V_{IN} = 15\text{V}$ ,  $V_{RUN/SS} = 5\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TG $t_r$	TG Transition Time: Rise Time	(Note 7) $C_{LOAD} = 3300\text{pF}$		50	90	ns
TG $t_f$	TG Transition Time: Fall Time	$C_{LOAD} = 3300\text{pF}$		50	90	ns
BG $t_r$	BG Transition Time: Rise Time	(Note 7) $C_{LOAD} = 3300\text{pF}$		50	90	ns
BG $t_f$	BG Transition Time: Fall Time	$C_{LOAD} = 3300\text{pF}$		40	80	ns
TG/BG T1D	Top Gate Off to Synchronous Gate-On Delay Time	$C_{LOAD} = 3300\text{pF}$ Each Driver		100		ns
TG/BG T2D	Synchronous Gate Off to Top Gate-On Delay Time	$C_{LOAD} = 3300\text{pF}$ Each Driver		70		ns

## Internal $V_{CC}$ Regulator

$V_{INTVCC}$	Internal $V_{CC}$ Voltage	$6\text{V} < V_{IN} < 30\text{V}$ , $V_{EXTVCC} = 4\text{V}$	5.0	5.2	5.4	V
$V_{LDO(INT)}$	INTV <sub>CC</sub> Load Regulation	$I_{CC} = 0\text{mA}$ to $20\text{mA}$ , $V_{EXTVCC} = 4\text{V}$		0.2	1	%
$V_{LDO(EXT)}$	EXTV <sub>CC</sub> Drop Voltage	$I_{CC} = 20\text{mA}$ , $V_{EXTVCC} = 5\text{V}$		130	200	mV
$V_{EXTVCC}$	EXTV <sub>CC</sub> Switchover Voltage	$I_{CC} = 20\text{mA}$ , EXTV <sub>CC</sub> Ramping Positive	● 4.5	4.7		V
$V_{EXTVCC(HYS)}$	EXTV <sub>CC</sub> Hysteresis			0.2		V

## Oscillator

$f_{OSC}$	Oscillator Frequency	(Note 6), $C_{OSC} = 43\text{pF}$	265	300	335	kHz
$f_H/f_{OSC}$	Maximum Sync Frequency Ratio			1.3		

## PGOOD Pin

$V_{PG(SYNC)}$	PGOOD Threshold for Sync	Ramping Negative	0.9	1.2		V
$V_{PG(FC)}$	PGOOD Threshold for Force Cont.		0.76	0.8	0.84	V
$V_{PGL}$	PGOOD Voltage Low	$I_{PGOOD} = 2\text{mA}$		110	200	mV
$I_{PGOOD}$	PGOOD Pull-Up Current	$V_{PGOOD} = 0.85\text{V}$		-0.17		$\mu\text{A}$
$V_{PG}$	PGOOD Trip Level	$V_{OSENSE}$ With Respect to Set Output Voltage $V_{OSENSE}$ Ramping Negative $V_{OSENSE}$ Ramping Positive	-6.0 6.0	-7.5 7.5	-9.5 9.5	% %

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

**Note 2:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formulas:

$$\text{LTC1735CS-1, LTC1735IS-1: } T_J = T_A + (P_D \cdot 110^\circ\text{C/W})$$

$$\text{LTC1735CGN-1, LTC1735IGN-1: } T_J = T_A + (P_D \cdot 130^\circ\text{C/W})$$

**Note 3:** The LTC1735-1 is tested in a feedback loop that serves  $V_{OSENSE}$  to the balance point for the error amplifier ( $V_{ITH} = 1.2\text{V}$ ).

**Note 4:** The minimum on-time condition corresponds to an inductor peak-to-peak ripple current  $>40\%$  of  $I_{MAX}$  (see Minimum On-Time Considerations in the Applications Information section).

**Note 5:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See Applications Information.


**Note 6:** Oscillator frequency is tested by measuring the  $C_{OSC}$  charge current ( $I_{OSC}$ ) and applying the formula:

$$f_{OSC}(\text{kHz}) = \left( \frac{8.477(10^8)}{C_{OSC}(\text{pF}) + 11} \right) \left( \frac{1}{I_{CHG}} + \frac{1}{I_{DIS}} \right)^{-1}$$

**Note 7:** Rise and fall times are measured using 10% to 90% levels. Delay times are measured using 50% levels.


## TYPICAL PERFORMANCE CHARACTERISTICS

**Efficiency vs Load Current  
(3 Operating Modes)**




1735-1 G01

**Efficiency vs Load Current**




1735-1 G02

**Efficiency vs Input Voltage**




1735-1 G03

**Efficiency vs Input Voltage**




1735-1 G04

**Load Regulation**




1735-1 G05

**$V_{IN} - V_{OUT}$  Dropout Voltage  
vs Load Current**




1735-1 G06

**Input and Shutdown Currents  
vs Input Voltage**




1735-1 G07

**INTV<sub>CC</sub> Line Regulation**









1735-1 G08

**EXTV<sub>CC</sub> Switch Drop  
vs INTV<sub>CC</sub> Load Current**





1735-1 G09


## TYPICAL PERFORMANCE CHARACTERISTICS

Maximum Current Sense Threshold  
vs Normalized Output Voltage  
(Foldback)Maximum Current Sense Threshold  
vs  $V_{\text{RUN/SS}}$ Maximum Current Sense Threshold  
vs Sense Common Mode VoltageMaximum Current Sense Voltage  
vs  $I_{\text{TH}}$  VoltageMaximum Current Sense Threshold  
vs Temperature $V_{\text{ITH}}$  vs  $V_{\text{RUN/SS}}$ 


SENSE Pins Total Source Current

 $I_{\text{TH}}$  Voltage vs Load Current


Output Current vs Duty Cycle




## TYPICAL PERFORMANCE CHARACTERISTICS

Oscillator Frequency  
vs Temperature

1735-1 G19


RUN/SS Pin Current  
vs Temperature

1735-1 G20


PGOOD Pin Current  
vs Temperature

1735-1 G21


Start-Up




1735-1 G22

 $V_{OUT(RIPPLE)}$  (Synchronized)


1735-1 G23

 $V_{OUT(RIPPLE)}$   
(Burst Mode Operation)

1735-1 G24


 $V_{OUT(RIPPLE)}$   
(Burst Mode Operation)

1735-1 G25

Load Step  
(Burst Mode Operation)

1735-1 G26

Load Step (Continuous Mode)



1735-1 G27

## PIN FUNCTIONS

**C<sub>OSC</sub> (Pin 1):** External capacitor C<sub>OSC</sub> from this pin to ground sets the operating frequency.

**RUN/SS (Pin 2):** Combination of Soft-Start and Run Control Inputs. A capacitor to ground at this pin sets the ramp time to full current output. The time is approximately 1.25s/μF. Forcing this pin below 1.5V causes the device to be shut down. In shutdown all functions are disabled. Latchoff overcurrent protection is also invoked via this pin as described in the Applications Information section.

**I<sub>TH</sub> (Pin 3):** Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Nominal voltage range for this pin is 0V to 2.4V.

**PGOOD (Pin 4):** Open-Drain Logic Output and Forced Continuous/Synchronization Input. The PGOOD pin is pulled to ground when the voltage on the V<sub>OSENSE</sub> pin is not within ±7.5% of its nominal set point. If power good indication is not needed, this pin can be tied to ground to force continuous synchronous operation. Clocking this pin with a signal above 1.5V<sub>P-P</sub> synchronizes the internal oscillator to the external clock. Synchronization only occurs while the main output is in regulation (PGOOD not internally pulled low). When synchronized, Burst Mode operation is disabled but cycle skipping is allowed at low load currents. This pin requires a pull-up resistor for power good indication. Do not connect this pin directly to an external source (or INTV<sub>CC</sub>). Do not exceed INTV<sub>CC</sub> on this pin.

**SENSE<sup>-</sup> (Pin 5):** The (–) Input to the Current Comparator.

**SENSE<sup>+</sup> (Pin 6):** The (+) Input to the Current Comparator. Built-in offsets between SENSE<sup>+</sup> and SENSE<sup>-</sup> pins in conjunction with R<sub>SENSE</sub> set the inductor current trip threshold.

**V<sub>OSENSE</sub> (Pin 7):** Receives the feedback voltage from an external resistive divider across the output.

**SGND (Pin 8):** Small-Signal Ground. All small-signal components such as C<sub>OSC</sub>, C<sub>SS</sub>, the feedback divider plus the loop compensation resistors and capacitor(s) should single-point tie to this pin. This pin should, in turn, connect to PGND.

**EXTV<sub>CC</sub> (Pin 9):** Input to the Internal Switch Connected to INTV<sub>CC</sub>. This switch closes and supplies V<sub>CC</sub> power whenever EXTV<sub>CC</sub> is higher than 4.7V. See EXTV<sub>CC</sub> connection in Applications Information section. Do not exceed 7V on this pin and ensure EXTV<sub>CC</sub> is ≤ V<sub>IN</sub>.

**PGND (Pin 10):** Driver Power Ground. This pin connects to the source of the bottom N-channel MOSFET, the anode of the Schottky diode and the (–) terminal of C<sub>IN</sub>.

**BG (Pin 11):** High Current Gate Drive for the Bottom N-Channel MOSFET. Voltage swing at this pin is from ground to INTV<sub>CC</sub>.

**INTV<sub>CC</sub> (Pin 12):** Output of the Internal 5.2V Low Dropout Regulator and EXTV<sub>CC</sub> Switch. The driver and control circuits are powered from this voltage. Decouple to power ground with a 1μF ceramic capacitor placed directly adjacent to the IC together with a minimum of 4.7μF tantalum or other low ESR capacitor.

**V<sub>IN</sub> (Pin 13):** Main Supply Pin. This pin must be closely decoupled to power ground.


**SW (Pin 14):** Switch Node Connection to Inductor and Bootstrap Capacitor. Voltage swing at this pin is from a Schottky diode (external) voltage drop below ground to V<sub>IN</sub>.

**BOOST (Pin 15):** Supply to Topside Floating Driver. The bootstrap capacitor is returned to this pin. Voltage swing at this pin is from a diode drop below INTV<sub>CC</sub> to V<sub>IN</sub> + INTV<sub>CC</sub>.

**TG (Pin 16):** High Current Gate Drive for Top N-Channel MOSFET. This is the output of a floating driver with a voltage swing equal to INTV<sub>CC</sub> superimposed on the switch node voltage SW.



## FUNCTIONAL DIAGRAM



## OPERATION (Refer to Functional Diagram)

## Main Control Loop:

The LTC1735-1 uses a constant frequency, current mode step-down architecture. During normal operation, the top MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the main current comparator  $I_1$  resets the RS latch. The peak inductor current at which  $I_1$  resets the RS latch is controlled by the voltage on Pin  $I_{TH}$ , which is the output of error amplifier EA. Pin  $V_{SENSE}$ , described in the Pin Functions, allows EA to receive an output feedback voltage  $V_{FB}$  from the external resistive divider. When the load current increases, it causes a slight decrease in  $V_{FB}$  relative to the 0.8V reference, which in turn causes the  $I_{TH}$  voltage to increase until

the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by current comparator  $I_2$ , or the beginning of the next cycle.

The top MOSFET driver is powered from a floating bootstrap capacitor  $C_B$ . This capacitor is normally recharged from  $INTV_{CC}$  through an external Schottky diode when the top MOSFET is turned off. As  $V_{IN}$  decreases towards  $V_{OUT}$ , the converter will attempt to turn on the top MOSFET continuously (“dropout”). A dropout counter detects this condition and forces the top MOSFET to turn off for about 500ns every tenth cycle to recharge the bootstrap capacitor.

## OPERATION (Refer to Functional Diagram)

The main control loop is shut down by pulling Pin 2 (RUN/SS) low. Releasing RUN/SS allows an internal  $1.2\mu\text{A}$  current source to charge soft-start capacitor  $C_{SS}$ . When  $C_{SS}$  reaches 1.5V, the main control loop is enabled with the  $I_{TH}$  voltage clamped at approximately 30% of its maximum value. As  $C_{SS}$  continues to charge,  $I_{TH}$  is gradually released allowing normal operation to resume. If  $V_{OUT}$  has not reached 70% of its final value when  $C_{SS}$  has charged to 4.1V, latchoff can be invoked as described in the Applications Information section.

The internal oscillator can be synchronized to an external clock applied through a series resistor to the PGOOD pin and can lock to a frequency between 90% and 130% of its nominal rate set by capacitor  $C_{OSC}$ .

An overvoltage comparator OV guards against transient overshoots ( $>7.5\%$ ) as well as other more serious conditions that may overvoltage the output. In this case, the top MOSFET is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared.

Foldback current limiting for an output shorted to ground is provided by amplifier A. As  $V_{OSENSE}$  drops below 0.6V, the buffered  $I_{TH}$  input to the current comparator is gradually pulled down to a 0.86V clamp. This reduces peak inductor current to about 1/4 of its maximum value.

### Low Current Operation

The LTC1735-1 has three low current modes controlled by the PGOOD pin. Burst Mode operation is selected when the PGOOD pin is above 0.8V (typically tied through a resistor to  $INTV_{CC}$ ). During Burst Mode operation, if the error amplifier drives the  $I_{TH}$  voltage below 0.86V, the buffered  $I_{TH}$  input to the current comparator will be clamped at 0.86V. The inductor current peak is then held at approximately  $20\text{mV}/R_{SENSE}$  (about 1/4 of maximum output current). If  $I_{TH}$  then drops below 0.5V, the Burst Mode comparator B will turn off both MOSFETs to maximize efficiency. The load current will be supplied solely by the output capacitor until  $I_{TH}$  rises above the 60mV hysteresis of the comparator and switching is resumed. Burst Mode operation is disabled by comparator F when the PGOOD pin is brought below 0.8V. This forces

continuous operation and assists in controlling voltage regulation. If the output voltage is not within 7.5% of its nominal value the PGOOD open-drain output will be pulled low and Burst Mode operation will be disabled.

### Foldback Current, Short-Circuit Detection and Short-Circuit Latchoff

The RUN/SS capacitor,  $C_{SS}$ , is used initially to limit the inrush current of the switching regulator. After the controller has been started and been given adequate time to charge up the output capacitors and provide full load current,  $C_{SS}$  is used as a short-circuit time-out circuit. If the output voltage falls to less than 70% of its nominal output voltage,  $C_{SS}$  begins discharging on the assumption that the output is in an overcurrent and/or short-circuit condition. If the condition lasts for a long enough period as determined by the size of the  $C_{SS}$ , the controller will be shut down until the RUN/SS pin voltage is recycled. This built-in latchoff can be overridden by providing a current  $>5\mu\text{A}$  at a compliance of 5V to the RUN/SS pin. This current shortens the soft-start period but also prevents net discharge of  $C_{SS}$  during an overcurrent and/or short-circuit condition. Foldback current limiting is activated when the output voltage falls below 70% of its nominal level whether or not the short-circuit latchoff circuit is enabled.

### $INTV_{CC}/EXTV_{CC}$ Power

Power for the top and bottom MOSFET drivers and most of the internal circuitry of the LTC1735-1 is derived from the  $INTV_{CC}$  pin. When the  $EXTV_{CC}$  pin is left open, an internal 5.2V low dropout regulator supplies the  $INTV_{CC}$  power from  $V_{IN}$ . If  $EXTV_{CC}$  is raised above 4.7V, the internal regulator is turned off and an internal switch connects  $EXTV_{CC}$  to  $INTV_{CC}$ . This allows a high efficiency source, such as the primary or a secondary output of the converter itself, to provide the  $INTV_{CC}$  power. Voltages up to 7V can be applied to  $EXTV_{CC}$  for additional gate drive capability.

To provide clean start-up and to protect the MOSFETs, undervoltage lockout is used to keep both MOSFETs off until the input voltage is above 3.5V.

## OPERATION (Refer to Functional Diagram)

### POWER GOOD

A window comparator monitors the output voltage and its open-drain output is pulled low when the divided down output voltage (appearing at the  $V_{\text{OSENSE}}$  pin) is not within  $\pm 7.5\%$  of the reference voltage of 0.8V.

During a programmed output voltage transition (i.e., a transition from 1.55V to 1.3V) the PGOOD open-drain output will be pulled low and Burst Mode operation will be disabled until the output voltage is within 7.5% of its newly programmed value.

When the PGOOD pin is driven by an external oscillator through a series resistor, cycle-skipping operation is invoked and the internal oscillator is synchronized to the external clock by comparator C. In this mode, the 25% minimum inductor current clamp is removed, providing low noise, constant frequency discontinuous operation

over the widest possible output current range. This constant frequency operation is not quite as efficient as Burst Mode operation, but does provide a lower noise, constant frequency operation. When the power good window comparator indicates the output is not in regulation, the PGOOD pin is pulled to ground and synchronization is inhibited. Obviously when driving the PGOOD pin with an external clock the power good indication is not available unless additional circuitry is added.

If the PGOOD pin is tied to ground, continuous operation is forced. This operation is the least efficient mode, but is desirable in certain applications. The output can source or sink current in this mode. When forcing continuous operation and sinking current, current will be forced back into the main power supply potentially boosting the input supply to dangerous voltage levels—BEWARE.

## APPLICATIONS INFORMATION

The basic LTC1735-1 application circuit is shown in Figure 1 on the first page of this data sheet. External component selection is driven by the load requirement and begins with the selection of  $R_{\text{SENSE}}$ . Once  $R_{\text{SENSE}}$  is known,  $C_{\text{OSC}}$  and L can be chosen. Next, the power MOSFETs and D1 are selected. The operating frequency and the inductor are chosen based largely on the desired amount of ripple current. Finally,  $C_{\text{IN}}$  is selected for its ability to handle the large RMS current into the converter and  $C_{\text{OUT}}$  is chosen with low enough ESR to meet the output voltage ripple and transient specifications. The circuit shown in Figure 1 can be configured for operation up to an input voltage of 28V (limited by the external MOSFETs).

### $R_{\text{SENSE}}$ Selection For Output Current

$R_{\text{SENSE}}$  is chosen based on the required output current. The LTC1735-1 current comparator has a maximum threshold of  $75\text{mV}/R_{\text{SENSE}}$  and an input common mode range of SGND to  $1.1(\text{INTV}_{\text{CC}})$ . The current comparator threshold sets the peak of the inductor current, yielding a maximum average output current  $I_{\text{MAX}}$  equal to the peak value less half the peak-to-peak ripple current,  $\Delta I_L$ .

Allowing a margin for variations in the LTC1735-1 and external component values yields:

$$R_{\text{SENSE}} = \frac{50\text{mV}}{I_{\text{MAX}}}$$

### $C_{\text{OSC}}$ Selection for Operating Frequency and Synchronization

The choice of operating frequency and inductor value is a trade-off between efficiency and component size. Low frequency operation improves efficiency by reducing MOSFET switching losses, both gate charge loss and transition loss. However, lower frequency operation requires more inductance for a given amount of ripple current.

The LTC1735-1 uses a constant frequency architecture with the frequency determined by an external oscillator capacitor  $C_{\text{OSC}}$ . Each time the topside MOSFET turns on, the voltage on  $C_{\text{OSC}}$  is reset to ground. During the on-time,  $C_{\text{OSC}}$  is charged by a fixed current. When the voltage on the capacitor reaches 1.19V,  $C_{\text{OSC}}$  is reset to ground. The process then repeats.

## APPLICATIONS INFORMATION

The value of  $C_{OSC}$  is calculated from the desired operating frequency assuming no external clock input on the PGOOD pin:

$$C_{OSC}(\text{pF}) = \left[ \frac{1.61(10^7)}{\text{Frequency}} \right] - 11$$

A graph for selecting  $C_{OSC}$  versus frequency is given in Figure 2. The maximum recommended switching frequency is 550kHz.

The internal oscillator runs at its nominal frequency ( $f_0$ ) when the PGOOD pin is pulled high (to  $\text{INTV}_{CC}$ ) though a series resistor or connected to ground. Clocking the PGOOD pin above and below 1.2V will cause the internal oscillator to injection-lock to an external clock signal applied to the PGOOD pin with a frequency between  $0.9f_0$  and  $1.3f_0$ . The clock high level must exceed 1.3V for at least  $0.3\mu\text{s}$ , and the clock low level must be less than 0.3V for at least  $0.3\mu\text{s}$ . The top MOSFET turn-on will synchronize with the rising edge of the external clock.

Attempting to synchronize to too high of an external frequency (above  $1.3f_0$ ) can result in inadequate slope compensation and possible loop instability at high duty cycles. If this condition exists, simply lower the value of  $C_{OSC}$  so ( $f_{EXT} = f_0$ ) according to Figure 2.




Figure 2. Timing Capacitor Value

When synchronized to an external clock, Burst Mode operation is disabled but the inductor current is not allowed to reverse. The 25% minimum inductor current

clamp present in Burst Mode operation is removed, providing constant frequency discontinuous operation over the widest possible output current range. In this mode the synchronous MOSFET is forced on once every 10 clock cycles to recharge the bootstrap capacitor. This minimizes audible noise while maintaining reasonably high efficiency.

### Inductor Value Calculation

The operating frequency and inductor selection are inter-related in that higher operating frequencies allow the use of smaller inductor and capacitor values. So why would anyone ever choose to operate at lower frequencies with larger components? The answer is efficiency. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition to this basic trade off, the effect of inductor value on ripple current and low current operation must also be considered.

The inductor value has a direct effect on ripple current. The inductor ripple current  $\Delta I_L$  decreases with higher inductance or frequency and increases with higher  $V_{IN}$  or  $V_{OUT}$ :

$$\Delta I_L = \frac{1}{(f)(L)} V_{OUT} \left[ 1 - \frac{V_{OUT}}{V_{IN}} \right]$$

Accepting larger values of  $\Delta I_L$  allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is  $\Delta I_L = 0.3$  to  $0.4(I_{MAX})$ . Remember, the maximum  $\Delta I_L$  occurs at the maximum input voltage.

The inductor value also has an effect on low current operation. The transition to low current operation begins when the inductor current reaches zero while the bottom MOSFET is on. Burst Mode operation begins when the average inductor current required results in a peak current below 25% of the current limit determined by  $R_{SENSE}$ . Lower inductor values (higher  $\Delta I_L$ ) will cause this to occur at higher load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to decrease.



## APPLICATIONS INFORMATION

### Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite, molypermalloy, or Kool M $\mu$ ® cores. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates “hard,” which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

Molypermalloy (from Magnetics, Inc.) is a very good, low loss core material for toroids, but it is more expensive than ferrite. A reasonable compromise from the same manufacturer is Kool M $\mu$ . Toroids are very space efficient, especially when you can use several layers of wire. Because they generally lack a bobbin, mounting is more difficult. However, designs for surface mount are available that do not increase the height significantly.

### Power MOSFET and D1 Selection

Two external power MOSFETs must be selected for use with the LTC1735-1: an N-channel MOSFET for the top (main) switch, and an N-channel MOSFET for the bottom (synchronous) switch.

The peak-to-peak gate drive levels are set by the INTV<sub>CC</sub> voltage. This voltage is typically 5.2V during start-up (see EXT<sub>VCC</sub> Pin Connection). Consequently, logic-level threshold MOSFETs must be used in most LTC1735-1 applications. The only exception is when low input voltage is expected ( $V_{IN} < 5V$ ); then, sub-logic level threshold MOSFETs ( $V_{GS(TH)} < 3V$ ) should be used. Pay close attention to the BV<sub>DSS</sub> specification for the MOSFETs as well; most of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the “ON” resistance  $R_{DS(ON)}$ , reverse transfer capacitance  $C_{RSS}$ , input voltage and maximum output current. When the LTC1735-1 is operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

$$\text{Main Switch Duty Cycle} = \frac{V_{OUT}}{V_{IN}}$$

$$\text{Synchronous Switch Duty Cycle} = \frac{V_{IN} - V_{OUT}}{V_{IN}}$$

The MOSFET power dissipations at maximum output current are given by:

$$P_{MAIN} = \frac{V_{OUT}}{V_{IN}} (I_{MAX})^2 (1 + \delta) R_{DS(ON)} +$$

$$k(V_{IN})^2 (I_{MAX}) (C_{RSS}) (f)$$

$$P_{SYNC} = \frac{V_{IN} - V_{OUT}}{V_{IN}} (I_{MAX})^2 (1 + \delta) R_{DS(ON)}$$

where  $\delta$  is the temperature dependency of  $R_{DS(ON)}$  and k is a constant inversely related to the gate drive current.

Both MOSFETs have  $I^2R$  losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For  $V_{IN} < 20V$  the high current efficiency generally improves with larger MOSFETs, while for  $V_{IN} > 20V$  the transition losses rapidly increase to the point that the use of a higher  $R_{DS(ON)}$  device with lower  $C_{RSS}$  actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage or during a short circuit when the duty cycle in this switch is nearly 100%.

The term  $(1 + \delta)$  is generally given for a MOSFET in the form of a normalized  $R_{DS(ON)}$  vs Temperature curve, but  $\delta = 0.005/^{\circ}C$  can be used as an approximation for low voltage MOSFETs.  $C_{RSS}$  is usually specified in the MOSFET characteristics. The constant  $k = 1.7$  can be used to estimate the contributions of the two terms in the main switch dissipation equation.

The Schottky diode D1 shown in Figure 1 conducts during the dead-time between the conduction of the two power MOSFETs. This prevents the body diode of the bottom

Kool M $\mu$  is a registered trademark of Magnetics, Inc.

## APPLICATIONS INFORMATION

MOSFET from turning on and storing charge during the dead-time, which could cost as much as 1% in efficiency. A 3A Schottky is generally a good size for 10A to 12A regulators due to the relatively small average current. Larger diodes result in additional transition losses due to their larger junction capacitance. The diode may be omitted if the efficiency loss can be tolerated.

### C<sub>IN</sub> Selection

In continuous mode, the source current of the top N-channel MOSFET is a square wave of duty cycle  $V_{OUT}/V_{IN}$ . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$I_{RMS} \cong I_{O(MAX)} \frac{V_{OUT}}{V_{IN}} \left( \frac{V_{IN}}{V_{OUT}} - 1 \right)^{1/2}$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design. Always consult the manufacturer if there is any question.

### C<sub>OUT</sub> Selection

The selection of  $C_{OUT}$  is primarily determined by the effective series resistance (ESR) to minimize voltage ripple. The output ripple ( $\Delta V_{OUT}$ ) in continuous mode is determined by:

$$\Delta V_{OUT} \approx \Delta I_L \left( ESR + \frac{1}{8fC_{OUT}} \right)$$

where  $f$  = operating frequency,  $C_{OUT}$  = output capacitance, and  $\Delta I_L$  = ripple current in the inductor. The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. Typically, once the ESR requirement for  $C_{OUT}$  has been met, the RMS current rating generally far exceeds the  $I_{RIPPLE(P-P)}$  requirement. With  $\Delta I_L = 0.3I_{OUT(MAX)}$  and allowing for 2/3 of the ripple due to ESR,

the output ripple will be less than 50mV at max  $V_{IN}$  assuming:

$$C_{OUT} \text{ required } ESR < 2.2 R_{SENSE}$$

$$C_{OUT} > 1/(8fR_{SENSE})$$

The first condition relates to the ripple current into the ESR of the output capacitance while the second term guarantees that the output voltage does not significantly discharge during the operating frequency period due to ripple current. The choice of using smaller output capacitance increases the ripple voltage due to the discharging term but can be compensated for by using capacitors of very low ESR to maintain the ripple voltage at or below 50mV. The  $I_{TH}$  pin OPTI-LOOP compensation components can be optimized to provide stable, high performance transient response regardless of the output capacitors selected.

The selection of output capacitors for CPU or other applications with large load current transients is primarily determined by the voltage tolerance specifications of the load. The resistive component of the capacitor, ESR, multiplied by the load current change plus any output voltage ripple must be within the voltage tolerance of the load (CPU).

The required ESR due to a load current step is:

$$R_{ESR} < \Delta V / \Delta I$$

where  $\Delta I$  is the change in current from full load to zero load (or minimum load) and  $\Delta V$  is the allowed voltage deviation (not including any droop due to finite capacitance).

The amount of capacitance needed is determined by the maximum energy stored in the inductor. The capacitance must be sufficient to absorb the change in inductor current when a high current to low current transition occurs. The opposite load current transition is generally determined by the control loop OPTI-LOOP components, so make sure not to over compensate and slow down the response. The minimum capacitance to assure the inductors' energy is adequately absorbed is:

$$C_{OUT} > \frac{L(\Delta I)^2}{2(\Delta V)V_{OUT}}$$

where  $\Delta I$  is the change in load current.

## APPLICATIONS INFORMATION

Manufacturers such as Nichicon, United Chemicon and Sanyo can be considered for high performance through-hole capacitors. The OS-CON semiconductor dielectric capacitor available from Sanyo has the lowest (ESR)(size) product of any aluminum electrolytic at a somewhat higher price. An additional ceramic capacitor in parallel with OS-CON capacitors is recommended to reduce the inductance effects.

In surface mount applications, multiple capacitors may need to be used in parallel to meet the ESR, RMS current handling and load step requirements of the application. Aluminum electrolytic, dry tantalum and special polymer capacitors are available in surface mount packages. Special polymer surface mount capacitors offer very low ESR but have much lower capacitive density per unit volume than other capacitor types. These capacitors offer a very cost-effective output capacitor solution and are an ideal choice when combined with a controller having high loop bandwidth. Tantalum capacitors offer the highest capacitance density and are often used as output capacitors for switching regulators having controlled soft-start. Several excellent surge-tested choices are the AVX TPS, AVX TPSV or the KEMET T510 series of surface mount tantalums, available in case heights ranging from 2mm to 4mm. Aluminum electrolytic capacitors can be used in cost-driven applications providing that consideration is given to ripple current ratings, temperature and long-term reliability. A typical application will require several to many aluminum electrolytic capacitors in parallel. A combination of the above mentioned capacitors will often result in maximizing performance and minimizing overall cost. Other capacitor types include Sanyo OS-CON, Nichicon PL series and Sprague 595D series. Consult manufacturers for other specific recommendations.

### INTV<sub>CC</sub> Regulator

An internal P-channel low dropout regulator produces the 5.2V supply that powers the drivers and internal circuitry within the LTC1735-1. The INTV<sub>CC</sub> pin can supply a maximum RMS current of 50mA and must be bypassed to ground with a minimum of 4.7μF tantalum, 10μF special polymer or low ESR type electrolytic capacitor. A 1μF ceramic capacitor placed directly adjacent to the

INTV<sub>CC</sub> and PGND IC pins is highly recommended. Good bypassing is required to supply the high transient currents required by the MOSFET gate drivers.

Higher input voltage applications in which large MOSFETs are being driven at high frequencies may cause the maximum junction temperature rating for the LTC1735-1 to be exceeded. The system supply current is normally dominated by the gate charge current. Additional loading of INTV<sub>CC</sub> also needs to be taken into account for the power dissipation calculations. The total INTV<sub>CC</sub> current can be supplied by either the 5.2V internal linear regulator or by the EXTV<sub>CC</sub> input pin. When the voltage applied to the EXTV<sub>CC</sub> pin is less than 4.7V, all of the INTV<sub>CC</sub> current is supplied by the internal 5.2V linear regulator. Power dissipation for the IC in this case is highest,  $(V_{IN})(I_{INTVCC})$ , and overall efficiency is lowered. The gate charge current is dependant on operating frequency as discussed in the Efficiency Consideration section. The junction temperature can be estimated by using the equations given in Note 2 of the Electrical Characteristics. For example, the LTC1735CS-1 is limited to less than 17mA from a 30V supply when not using the EXTV<sub>CC</sub> pin as follows:

$$T_J = 70^{\circ}\text{C} + (17\text{mA})(30\text{V})(110^{\circ}\text{C/W}) = 126^{\circ}\text{C}$$

Use of the EXTV<sub>CC</sub> input pin reduces the junction temperature to:

$$T_J = 70^{\circ}\text{C} + (17\text{mA})(5\text{V})(110^{\circ}\text{C/W}) = 79^{\circ}\text{C}$$

To prevent maximum junction temperature from being exceeded, the input supply current must be checked operating in continuous mode at maximum  $V_{IN}$ .

### EXTV<sub>CC</sub> Connection

The LTC1735-1 contains an internal P-channel MOSFET switch connected between the EXTV<sub>CC</sub> and INTV<sub>CC</sub> pins. Whenever the EXTV<sub>CC</sub> pin is above 4.7V the internal 5.2V regulator shuts off, the switch closes and INTV<sub>CC</sub> power is supplied via EXTV<sub>CC</sub> until EXTV<sub>CC</sub> drops below 4.5V. This allows the MOSFET gate drive and control power to be derived from the output or other external source during normal operation. When the output is out of regulation (start-up, short circuit) power is supplied from the internal regulator. Do not apply greater than 7V to the EXTV<sub>CC</sub> pin and ensure that  $\text{EXTV}_{CC} \leq V_{IN}$ .

## APPLICATIONS INFORMATION

Significant efficiency gains can be realized by powering  $INTV_{CC}$  from the output, since the  $V_{IN}$  current resulting from the driver and control currents will be scaled by a factor of (Duty Cycle)/(Efficiency). For 5V regulators this simply means connecting the  $EXTV_{CC}$  pin directly to  $V_{OUT}$ . However, for dynamic (VID-like) programmed regulators and other lower voltage regulators, additional circuitry is required to derive  $INTV_{CC}$  power from the output.

The following list summarizes the four possible connections for  $EXTV_{CC}$ :

1.  $EXTV_{CC}$  Left Open (or Grounded). This will cause  $INTV_{CC}$  to be powered from the internal 5.2V regulator resulting in an efficiency penalty of up to 10% at high input voltages.
2.  $EXTV_{CC}$  connected directly to  $V_{OUT}$ . This is the normal connection for a 5V to 7V output regulator and provides the highest efficiency. For output voltages >5V,  $EXTV_{CC}$  is required to connect to  $V_{OUT}$  so the SENSE pins absolute maximum ratings are not exceeded.
3.  $EXTV_{CC}$  Connected to an External Supply (This Option is the Most Likely Used). If an external supply is available in the 5V to 7V range, such as notebook main 5V system power, it may be used to power  $EXTV_{CC}$  providing it is compatible with the MOSFET gate drive requirements. This is the typical case as the 5V power is almost always present and is derived by another high efficiency regulator.
4.  $EXTV_{CC}$  Connected to an Output-Derived Boost Network. For low output voltage regulators, efficiency gains can still be realized by connecting  $EXTV_{CC}$  to an output-derived voltage that has been boosted to greater than 4.7V. This can be done with either the inductive boost winding or capacitive charge pump circuits. Refer to the LTC1735 data sheet for details. The charge pump has the advantage of simple magnetics.

### Output Voltage Programming

The output voltage is set by an external resistive divider according to the following formula:

$$V_{OUT} = 0.8V \left( 1 + \frac{R2}{R1} \right)$$




Figure 3. Setting the LTC1735-1 Output Voltage

The resistive divider is connected to the output as shown in Figure 3 allowing remote voltage sensing.

The output voltage can be digitally set to voltages between any two levels with the addition of a resistor and small signal N-channel MOSFET as shown in the circuit of Figure 1. Dynamic output voltage selection can be accomplished with this technique. Output voltages of 1.30V and 1.55V are set by the resistors R1 to R3. With the gate of the MOSFET low, ( $V_G = 0$ ), the output voltage is set by the ratio of R1 to R2. When the MOSFET is on ( $V_G = \text{high}$ ), the output voltage is the ratio of R1 to the parallel combination of R2 and R3. With the available power good output (PGOOD), the circuit in Figure 1 creates a low cost Intel Pentium III mobile processor compliant supply.

The LTC1735-1 has remote sense capability. The top of the internal resistive divider is connected to  $V_{OSENSE}$  and is referenced to the SGND pin. This allows a kelvin connection for remotely sensing the output voltage directly across the load, eliminating any PC board trace resistance errors.

### Topside MOSFET Driver Supply ( $C_B$ , $D_B$ )

An external bootstrap capacitor  $C_B$  connected to the BOOST pin supplies the gate drive voltage for the topside MOSFET. Capacitor  $C_B$  in the Functional Diagram is charged through external diode  $D_B$  from  $INTV_{CC}$  when the SW pin is low. Note that the voltage across  $C_B$  is about a diode drop below  $INTV_{CC}$ . When the topside MOSFET is to be turned on, the driver places the  $C_B$  voltage across the gate-source of the MOSFET. This enhances the MOSFET and turns on the topside switch. The switch node voltage SW rises to  $V_{IN}$  and the BOOST pin rises to  $V_{IN} + INTV_{CC}$ . The value of the boost capacitor  $C_B$  needs to be 100 times greater than the total input capacitance of the topside MOSFET. In most applications 0.1 $\mu$ F to 0.33 $\mu$ F is adequate. The reverse breakdown on  $D_B$  must be greater than  $V_{IN(MAX)}$ .



## APPLICATIONS INFORMATION

*When adjusting the gate drive level, the final arbiter is the total input current for the regulator. If you make a change and the input current decreases, then you improved the efficiency. If there is no change in input current, then there is no change in efficiency.*

### SENSE<sup>+</sup>/SENSE<sup>-</sup> Pins

The common mode input range of the current comparator is from 0V to 1.1(INTV<sub>CC</sub>). Continuous linear operation is guaranteed throughout this range allowing output voltages anywhere from 0.8V to 7V. A differential NPN input stage is used and is biased with internal resistors from an internal 2.4V source as shown in the Functional Diagram. This causes current either to be sourced or sunk by these pins depending on the output voltage. If the output voltage is below 2.4V, current will flow out of both SENSE pins to the main output. This forces a minimum load current that can be fulfilled by the V<sub>OUT</sub> resistive divider. The maximum current flowing out of the SENSE pins is:

$$I_{\text{SENSE}^+} + I_{\text{SENSE}^-} = (2.4V - V_{\text{OUT}})/24k$$

Since V<sub>OSENSE</sub> is servoed to the 0.8V reference voltage, we can choose R1 in Figure 3 to have a maximum value to absorb this current:

$$R1(\text{Max}) = 24k \left( \frac{0.8V}{2.4V - V_{\text{OUT}}} \right)$$

Regulating an output voltage of 1.8V, the maximum value of R1 should be 32k. Note that for output voltages above 2.4V no maximum value of R1 is necessary to absorb the sense currents; however, R1 is still bounded by the V<sub>OSENSE</sub> feedback current.

### Soft-Start/Run Function

The RUN/SS pin is a multipurpose pin that provides a soft-start function and a means to shut down the LTC1735-1. Soft-start reduces surge currents from V<sub>IN</sub> by gradually increasing the controller's current limit I<sub>TH(MAX)</sub>. This pin can also be used for power supply sequencing.

Pulling the RUN/SS pin below 1.5V puts the LTC1735-1 into a low quiescent current shutdown (I<sub>Q</sub> < 25μA). This pin can be driven directly from logic as shown in Figures 4 and 5. Releasing the RUN/SS pin allows an internal 1.2μA current source to charge up the external soft-start

capacitor C<sub>SS</sub>. If RUN/SS has been pulled all the way to ground there is a delay before starting of approximately:

$$T_{\text{DELAY}} = \frac{1.5V}{1.2\mu A} C_{\text{SS}} = (1.25s/\mu F) C_{\text{SS}}$$

When the voltage on RUN/SS reaches 1.5V the LTC1735-1 begins operating with a current limit at approximately 25mV/R<sub>SENSE</sub>. As the voltage on RUN/SS increases from 1.5V to 3V, the internal current limit is increased from 25mV/R<sub>SENSE</sub> to 75mV/R<sub>SENSE</sub>. The output current limit ramps up slowly, taking an additional 1.25s/μF to reach full current. Ramping the output current slowly reduces the starting surge current required from the input supply.

Diode D1 in Figure 4 and Figure 5 reduces the start delay while allowing C<sub>SS</sub> to charge up slowly for the soft-start function. This diode and C<sub>SS</sub> can be deleted if soft-start is not needed. The RUN/SS pin has an internal 6V zener clamp (see Functional Diagram).




Figure 4. RUN/SS Pin Interfacing




Figure 5. RUN/SS Pin Interfacing with Latchoff Defeated

### Fault Conditions: Overcurrent Latchoff

The RUN/SS pin also provides the ability to shut off the controller and latchoff when an overcurrent condition is detected. The RUN/SS capacitor C<sub>SS</sub> is used initially to turn on and limit the inrush current of the controller. After the controller has been started and given adequate time to charge up the output capacitor and provide full load

## APPLICATIONS INFORMATION

current,  $C_{SS}$  is used as a short-circuit timer. If the output voltage falls to less than 70% of its nominal output voltage *after*  $C_{SS}$  reaches 4.1V, the assumption is made that the output is in a severe overcurrent and/or short-circuit condition and  $C_{SS}$  begins discharging. If the condition lasts for a long enough period as determined by the size of  $C_{SS}$ , the controller will be shut down until the RUN/SS pin voltage is recycled.

This built-in latchoff can be overridden by providing a current  $> 5\mu\text{A}$  at a compliance of 5V to the RUN/SS pin as shown in Figure 5a. This current shortens the soft-start period but also prevents net discharge of the RUN/SS capacitor during a severe overcurrent and/or short-circuit conditions. When deriving the  $5\mu\text{A}$  current from  $V_{IN}$  as in Figure 5a, current latchoff is always defeated. The diode connecting this pull-up resistor to  $\text{INTV}_{CC}$ , as in Figure 5b, eliminates any extra supply current during shutdown while eliminating the  $\text{INTV}_{CC}$  loading from preventing controller start-up. If the voltage on  $C_{SS}$  does not exceed 4.1V, the overcurrent latch is not armed and the function is disabled.

Why should you defeat current latchoff? During the prototyping stage of a design, there may be a problem with noise pickup or poor layout causing the protection circuit to latch off. Defeating this feature will easily allow troubleshooting of the circuit and PC layout. The internal short circuit and foldback current limiting still remains active, thereby protecting the power supply system from failure. After the design is complete, a decision can be made whether to enable the latchoff feature.

The value of the soft-start capacitor  $C_{SS}$  will need to be scaled with output current, output capacitance and load current characteristics. The minimum soft-start capacitance is given by:

$$C_{SS} > (C_{OUT})(V_{OUT})(10^{-4})(R_{SENSE})$$

The minimum recommended soft-start capacitor of  $C_{SS} = 0.1\mu\text{F}$  will be sufficient for most applications.

### Fault Conditions: Current Limit and Current Foldback

The LTC1735-1 current comparator has a maximum sense voltage of 75mV resulting in a maximum MOSFET current of  $75\text{mV}/R_{SENSE}$ .

The LTC1735-1 includes current foldback to help further limit load current when the output is shorted to ground. If the output falls by more than half, then the maximum sense voltage is progressively lowered from 75mV to 30mV. Under short-circuit conditions with very low duty cycles, the LTC1735-1 will begin cycle skipping in order to limit the short-circuit current. In this situation the bottom MOSFET will be conducting the peak current. The short-circuit ripple current is determined by the minimum on-time  $t_{ON(MIN)}$  of the LTC1735-1 (less than 200ns), the input voltage, and inductor value:

$$\Delta I_{L(SC)} = t_{ON(MIN)}(V_{IN}/L)$$

The resulting short circuit-current is:

$$I_{SC} = \frac{30\text{mV}}{R_{SENSE}} + \frac{1}{2}\Delta I_{L(SC)}$$

The current foldback function is always active and is not effected by the current latchoff function.

### Fault Conditions: Output Overvoltage Protection (Crowbar)

The output overvoltage crowbar is designed to blow a system fuse in the input lead when the output of the regulator rises much higher than nominal levels. This condition causes huge currents to flow, much greater than in normal operation. This feature is designed to protect against a shorted top MOSFET; it does not protect against a failure of the controller itself.

The comparator (OV in the Functional Diagram) detects overvoltage faults greater than 7.5% above the nominal output voltage. When this condition is sensed the top MOSFET is turned off and the bottom MOSFET is forced on. The bottom MOSFET remains on continuously for as long as the OV condition persists; if  $V_{OUT}$  returns to a safe level, normal operation automatically resumes. Note that dynamically changing the output voltage may cause overvoltage protection to be momentarily activated during output voltage decreases. This will not cause permanent latchoff nor will it disrupt the desired voltage change.

With soft-latch overvoltage protection, dynamically changing the output voltage is allowed and the overvoltage protection tracks the newly programmed output voltage, always protecting the load (CPU).

## APPLICATIONS INFORMATION

### Minimum On-Time Considerations

Minimum on-time  $t_{ON(MIN)}$  is the smallest amount of time that the LTC1735-1 is capable of turning the top MOSFET on and off again. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$t_{ON(MIN)} < \frac{V_{OUT}}{V_{IN}(f)}$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the LTC1735-1 will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time for the LTC1735-1 in a properly configured application is less than 200ns. However, as the peak sense voltage decreases, the minimum on-time gradually increases as shown in Figure 6. This is of particular concern in forced continuous applications with low ripple current at light loads. If the duty cycle drops below the minimum on-time limit in this situation, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.

If an application can operate close to the minimum on-time limit, an inductor must be chosen that is low enough to provide sufficient ripple amplitude to meet the minimum on-time requirement. *As a general rule keep the inductor ripple current equal or greater than 30% of  $I_{OUT(MAX)}$  at  $V_{IN(MAX)}$ .*




Figure 6. Minimum On-Time vs  $\Delta I_L$

### PGOOD Pin Operation

The PGOOD pin is a multifunction pin intended primarily to indicate when the output voltage is within  $\pm 7.5\%$  of its nominal set point. A window comparator monitors the  $V_{OSENSE}$  pin and activates an open-drain internal MOSFET that pulls down the PGOOD pin when the output voltage is out of regulation. Normally a 10k to 100k pull-up resistor is connected to this pin from a voltage source such as  $INTV_{CC}$ . Do not apply a voltage greater than  $INTV_{CC}$  to this pin. Dynamically changing the output voltage between two voltage levels greater than 7.5% apart from each other will invoke the power good indication, causing the PGOOD output to go low until the new output voltage is reached.

When the DC voltage on the PGOOD pin drops below its 0.8V threshold, continuous mode operation is forced. In this case, the top and bottom MOSFETs continue to be driven synchronously regardless of the load on the main output. Burst Mode operation is disabled and current reversal is allowed in the inductor. This mode is forced whenever the output voltage is not within its 7.5% window.

In addition to providing a power good output, the PGOOD pin provides a logic input to force continuous synchronous operation and allow synchronization to an external clock.

The internal LTC1735-1 oscillator can be synchronized to an external oscillator by applying a clock signal to the PGOOD pin through a series resistor with a signal amplitude above  $1.5V_{P-P}$ . When synchronized to an external frequency, Burst Mode operation is disabled but cycle skipping is allowed at low load currents since current reversal is inhibited. The bottom gate will come on every 10 clock cycles to assure the bootstrap capacitor is kept refreshed. The rising edge of an external clock applied to the PGOOD pin starts a new cycle. If the output voltage is not within the 7.5% window around its nominal set point, the open-drain PGOOD output will pull low, disabling the external synchronization.

The following table summarizes the possible states available on the PGOOD pin.





## APPLICATIONS INFORMATION

Other “hidden” losses such as copper trace and internal battery resistances can account for an additional 5% to 10% efficiency degradation in portable systems. It is very important to include these “system” level losses in the design of a system. The internal battery and fuse resistance losses can be minimized by making sure that  $C_{IN}$  has adequate charge storage and a very low ESR at the switching frequency. A 25W supply will typically require a minimum of 20 $\mu$ F to 40 $\mu$ F of capacitance having a maximum of 0.01 $\Omega$  to 0.02 $\Omega$  of ESR. Other losses including Schottky conduction losses during dead-time and inductor core losses generally account for less than 2% total additional loss.

### Checking Transient Response

The regulator loop response can be checked by looking at the load current transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs,  $V_{OUT}$  shifts by an amount equal to  $\Delta I_{LOAD}$  (ESR), where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$  generating the feedback error signal that forces the regulator to adapt to the current change and return  $V_{OUT}$  to its steady-state value. During this recovery time  $V_{OUT}$  can be monitored for excessive overshoot or ringing, which would indicate a stability problem. OPTI-LOOP compensation allows the transient response to be optimized over a wide range of output capacitance and ESR values. The availability of the  $I_{TH}$  pin not only allows optimization of control loop behavior but also provides a DC coupled and AC filtered closed-loop response test point. The DC step, rise time and settling at this test point truly reflects the closed loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The  $I_{TH}$  external components shown in the Figure 1 circuit will provide an adequate starting point for most applications.

The  $I_{TH}$  series  $R_C$ - $C_C$  filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested values) to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been

determined. The output capacitors need to be decided upon because the various types and values determine the loop feedback factor gain and phase. An output current pulse of 20% to 100% of full load current having a rise time of 1 $\mu$ s to 10 $\mu$ s will produce output voltage and  $I_{TH}$  pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop. The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second order overshoot/DC ratio cannot be used to determine phase margin. The gain of the loop will be increased by increasing  $R_C$  and the bandwidth of the loop will be increased by decreasing  $C_C$ . If  $R_C$  is increased by the same factor that  $C_C$  is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Application Note 76.

### Improve Transient Response and Reduce Output Capacitance with Active Voltage Positioning

Fast load transient response, limited board space and low cost are normal requirements of microprocessor power supplies. Active voltage positioning improves transient response and reduces the output capacitance required to power a microprocessor where a typical load step can be from 0.2A to 15A in 100ns or 15A to 0.2A in 100ns. The voltage at the microprocessor must be held to about  $\pm 0.1V$  of nominal in spite of these load current steps. Since the control loop cannot respond this fast, the output capacitors must supply the load current until the control loop can respond. Capacitor ESR and ESL primarily determine the amount of droop or overshoot in the output voltage. Normally, several capacitors in parallel are required to meet microprocessor transient requirements.

Active voltage positioning is a form of deregulation. It sets the output voltage high for light loads and low for heavy loads. When load current suddenly increases, the output voltage starts from a level higher than nominal so the output voltage can droop more and stay within the specified voltage range. When load current suddenly

## APPLICATIONS INFORMATION

decreases the output voltage starts at a level lower than nominal so the output voltage can have more overshoot and stay within the specified voltage range. Less output capacitance is required when voltage positioning is used because more voltage variation is allowed on the output capacitors.

Active voltage positioning can be implemented using the OPTI-LOOP architecture of the LTC1735-1 and two resistors connected to the  $I_{TH}$  pin. An input voltage offset is introduced when the error amplifier has to drive a resistive load. This offset voltage is limited to  $\pm 30\text{mV}$  at the input of the error amplifier. The resulting change in output voltage is the product of input offset voltage and the feedback voltage divider ratio.

Figure 8 shows a CPU-core-voltage regulator with active voltage positioning. Resistors R1 and R5 force the input voltage offset that adjusts the output voltage according to the load current level. To select values for R1 and R5, first determine the amount of output deregulation allowed. The actual specification for a typical microprocessor allows the output to vary  $\pm 0.112\text{V}$ . The LTC1735-1 reference

accuracy is  $\pm 1\%$ . Using 1% tolerance resistors, the total feedback divider accuracy is about 1% because both feedback resistors are close to the same value. The resulting setpoint accuracy is  $\pm 2\%$  so the output transient voltage cannot exceed  $\pm 0.082\text{V}$ . For  $V_{OUT} = 1.5\text{V}$ , the maximum output voltage change controlled by the  $I_{TH}$  pin would be:

$$\begin{aligned}\Delta V_{OSENSE} &= \frac{\text{Input Offset Voltage} \cdot V_{OUT}}{V_{REF}} \\ &= \frac{\pm 0.03\text{V} \cdot 1.5}{0.8\text{V}} = \pm 56\text{mV}\end{aligned}$$

With optimum resistor values at the  $I_{TH}$  pin, the output voltage will swing from 1.55V at minimum load to 1.44V at full load. At this output voltage, active voltage positioning provides an additional  $\pm 56\text{mV}$  to the allowable transient voltage on the output capacitors, a 68% improvement over the  $\pm 82\text{mV}$  allowed without active voltage positioning.




Figure 8. CPU-Core-Voltage Regulator with Active Voltage Positioning

## APPLICATIONS INFORMATION

The next step is to calculate the  $I_{TH}$  pin voltage,  $V_{ITH}$ , scale factor. The  $V_{ITH}$  scale factor reflects the  $I_{TH}$  pin voltage required for a given load current in continuous inductor current operation.  $V_{ITH}$  controls the peak sense resistor voltage, which represents the DC output current plus one half of the peak-to-peak inductor current. The no load to full load  $V_{ITH}$  range is from 0.3V to 2.4V, which controls the sense resistor voltage from 0V to the  $\Delta V_{SENSE(MAX)}$  voltage of 75mV. For the circuit shown in Figure 8, the calculated  $V_{ITH}$  scale factor is:

$$\begin{aligned} V_{ITH} \text{ Scale Factor} &= \frac{V_{ITH} \text{ Range} \cdot \text{Sense Resistor Value}}{\Delta V_{SENSE(MAX)}} \\ &= \frac{(2.4V - 0.3V) \cdot 0.003}{0.075V} = 0.084V/A \end{aligned}$$

Assuming continuous inductor current,  $V_{ITH}$  is:

$$V_{ITH} = \left[ \left( I_{OUTDC} + \frac{\Delta I_L}{2} \right) \cdot V_{ITH} \text{ Scale Factor} \right] + V_{ITH} \text{ Offset}$$

At full load current:

$$\begin{aligned} V_{ITH(MAX)} &= \left[ \left( 15A + \frac{5A_{P-P}}{2} \right) \cdot 0.084V/A \right] + 0.3V \\ &= 1.77V \end{aligned}$$

At minimum load current:

$$\begin{aligned} V_{ITH(MIN)} &= \left[ \left( 0.2A + \frac{2A_{P-P}}{2} \right) \cdot 0.084V/A \right] + 0.3V \\ &= 0.40V \end{aligned}$$

Notice that  $\Delta I_L$ , the peak-to-peak inductor current, changes from light load to full load. Increasing the DC inductor current decreases the permeability of the inductor core material, which decreases the inductance and increases  $\Delta I_L$ . The amount of inductance change is a function of the inductor design.

If the circuit shown in Figure 8 sustained continuous inductor current operation, the error amplifier would control

$V_{ITH}$  from 0.40V at light load to 1.77V at full load, a 1.37V change. During Burst Mode operation, the LTC1735-1 output voltage is controlled by a comparator, not the error amplifier. Even though the error amplifier is not used in Burst Mode operation, it is necessary to assume linear operation for all error amplifier gain calculations.

To create the  $\pm 30mV$  input offset error, the voltage gain of the error amplifier must be limited. The desired gain is:

$$A_V = \frac{\Delta V_{ITH}}{\text{Input Offset Error}} = \frac{1.37V}{2(0.03V)} = 22.8$$

Connecting a resistor to the output of the transconductance error amplifier will limit the voltage gain. The value of this resistor is:

$$R_{ITH} = \frac{A_V}{\text{Error Amplifier } g_m} = \frac{22.8}{1.3ms} = 17.54k$$

To center the output voltage variation,  $V_{ITH}$  must be centered so that no  $I_{TH}$  pin current flows when the output voltage is nominal.  $V_{ITH(NOM)}$  is the average voltage between  $V_{ITH}$  at maximum output current and minimum output current:

$$\begin{aligned} V_{ITH(NOM)} &= \frac{V_{ITH(MAX)} - V_{ITH(MIN)}}{2} + V_{ITH(MIN)} \\ &= \frac{1.77V - 0.40V}{2} + 0.40V = 1.085V \end{aligned}$$

The Thevenin equivalent of the gain limiting resistance value of 17.54k is made up of a resistor R5 that sources current into the  $I_{TH}$  pin and resistor R1 that sinks current to SGND.

To calculate the resistor values, first determine the ratio between them:

$$k = \frac{V_{INTVCC} - V_{ITH(NOM)}}{V_{ITH(NOM)}} = \frac{5.2V - 1.085V}{1.085V} = 3.79$$

$V_{INTVCC}$  is equal to  $V_{EXTVCC}$  or 5.2V if  $EXTVCC$  is not used.

Resistor R5 is:

$$R5 = (k + 1) \cdot R_{ITH} = (3.79 + 1) \cdot 17.54k = 84.0k$$

## APPLICATIONS INFORMATION

Resistor R1 is:

$$R1 = \frac{(k+1) \cdot R_{ITH}}{k} = \frac{(3.79+1) \cdot 17.54k}{3.79} = 22.17k$$

Unfortunately, PCB noise can add to the voltage developed across the sense resistor, R6, causing the  $I_{TH}$  pin voltage to be slightly higher than calculated for a given output current. The amount of noise is proportional to the output current level. This PCB noise does not present a serious problem but it does change the effective value of R6 so the calculated values of R1 and R5 may need to be adjusted to achieve the required results. Since PCB noise is a function of the layout, it will be the same on all boards with the same layout.

Figures 9 and 10 show the transient response before and after active voltage positioning is implemented. Notice that active voltage positioning reduced the transient response from almost 200mV<sub>P-P</sub> to a little over 100mV<sub>P-P</sub>.

Refer to Design Solutions 10 for more information about active voltage positioning.




Figure 9. Transient Response Without Active Voltage Positioning




Figure 10. Transient Response with Active Voltage Positioning

### Automotive Considerations: Plugging Into the Cigarette Lighter

As battery-powered devices go mobile, there is a natural interest in plugging into the cigarette lighter in order to conserve or even recharge battery packs during operation. But before you connect, be advised: you are plugging into the supply from hell. The main power line in an auto is the source of a number of nasty potential transients, including load dump, reverse battery and double battery.

Load dump is the result of a loose battery cable. When the cable breaks connection, the field collapse in the alternator can cause a positive spike as high as 60V which takes several hundred milliseconds to decay. Reverse battery is just what it says, while double battery is a consequence of tow-truck operators finding that a 24V jump start cranks cold engines faster than 12V.

The network shown in Figure 11 is the most straight forward approach to protect a DC/DC converter from the ravages of an automotive power line. The series diode prevents current from flowing during reverse battery, while the transient suppressor clamps the input voltage during load dump. Note that the transient suppressor should not conduct during double-battery operation, but must still clamp the input voltage below breakdown of the converter. Although the LTC1735-1 has a maximum input voltage of 36V, most applications will be limited to 30V by the MOSFET  $BV_{DSS}$ .




Figure 11. Plugging Into the Cigarette Lighter



## APPLICATIONS INFORMATION

### Design Example

As a design example, assume  $V_{IN} = 12V$  (nominal),  $V_{IN} = 22V$  (max),  $V_{OUT} = 1.5V$ ,  $I_{MAX} = 12A$  and  $f = 300kHz$ ,  $R_{SENSE}$  and  $C_{OSC}$  can immediately be calculated:

$$R_{SENSE} = 50mV/12A = 0.042\Omega$$

$$C_{OSC} = 1.61(10^7)/(300kHz) - 11pF = 43pF$$

Assume a  $1.2\mu H$  inductor and check the actual value of the ripple current. The following equation is used:

$$\Delta I_L = \frac{V_{OUT}}{(f)(L)} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

The highest value of the ripple current occurs at the maximum input and output voltages:

$$\Delta I_L = \frac{1.5V}{300kHz(1.2\mu H)} \left( 1 - \frac{1.5V}{22V} \right) = 3.9A$$

The maximum ripple current is 32% of maximum output current, which is about right.

Next, verify the minimum on-time of 200ns is not violated. The minimum on-time occurs at maximum  $V_{IN}$  and minimum  $V_{OUT}$ .

$$t_{ON(MIN)} = \frac{V_{OUT}}{V_{IN(MAX)}f} = \frac{1.5V}{22V(300kHz)} = 227ns$$

The power dissipation on the topside MOSFET can be easily estimated. Choosing a Fairchild FDS6612A results in;  $R_{DS(ON)} = 0.03\Omega$ ,  $C_{RSS} = 80pF$ . At maximum input voltage with  $T$ (estimated) =  $50^\circ C$ :

$$\begin{aligned} P_{MAIN} &= \frac{1.5V}{22V} (12)^2 [1 + (0.005)(50^\circ C - 25^\circ C)] (0.03\Omega) \\ &\quad + 1.7(22V)^2 (12A)(80pF)(300kHz) \\ &= 568mW \end{aligned}$$

Because the duty cycle of the bottom MOSFET is much greater than the top, two larger MOSFETs must be paralleled. Choosing Fairchild FDS6680A MOSFETs yields a parallel  $R_{DS(ON)}$  of  $0.0065\Omega$ . The total power dissipation for both bottom MOSFETs, again assuming  $T = 50^\circ C$ , is:

$$\begin{aligned} P_{SYNC} &= \frac{22V - 1.5V}{22V} (12A)^2 (1.1)(0.0065\Omega) \\ &= 959mW \end{aligned}$$

Thanks to current foldback, the bottom MOSFET dissipation in short circuit will be less than under full-load conditions.

$C_{IN}$  is chosen for an RMS current rating of at least 6A at temperature.  $C_{OUT}$  is chosen with an ESR of  $0.01\Omega$  for low output ripple. The output ripple in continuous mode will be highest at the maximum input voltage. The output voltage ripple due to ESR is approximately:

$$V_{ORIPPLE} = R_{ESR}(\Delta I_L) = 0.01\Omega(3.9A) = 39mV_{P-P}$$

Since the output voltage is below 2.4V, the output resistive divider will need to be sized to not only set the output voltage but also to absorb the SENSE pins specified input current.

$$R1(MAX) = 24k \left( \frac{0.8V}{2.4V - 1.5V} \right) = 21.3k$$

Choosing 1% resistors:  $R1 = 21k$  and  $R2 = 18.7k$  yields an output voltage of 1.512V.

### PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC1735-1. These items are also illustrated graphically in the layout diagram of Figure 12. Check the following in your layout:

1. Are the signal and power grounds segregated? The LTC1735-1 PGND pin should tie to the ground plane close to the input capacitor(s). The SGND pin should then connect to PGND and all components that connect to SGND should make a single-point tie to the SGND pin. The synchronous MOSFET source should connect to the input capacitor(s) ground.
2. Does the  $V_{OSENSE}$  pin connect directly to the feedback resistors? The resistive divider  $R1$ ,  $R2$  must be connected between the (+) plate of  $C_{OUT}$  and signal ground. The 47pF capacitor from  $V_{OSENSE}$  to SGND should be as close as possible to the LTC1735-1. Be careful locating the feedback resistors too far away from the

## APPLICATIONS INFORMATION

- LTC1735-1. The  $V_{OSENSE}$  line should not be routed close to any other nodes with high slew rates.
- Are the  $SENSE^+$  and  $SENSE^-$  leads routed together with minimum PC trace spacing? The filter capacitor between  $SENSE^+$  and  $SENSE^-$  should be as close as possible to the LTC1735-1. Ensure accurate current sensing with kelvin connections to the SENSE resistors shown in Figure 13. Series resistance can be added to the SENSE lines to increase noise rejection.
  - Does the (+) terminal of  $C_{IN}$  connect to the drain of the topside MOSFET(s) as closely as possible? This capacitor provides the AC current to the MOSFET(s).
  - Is the  $INTV_{CC}$  decoupling capacitor connected closely between  $INTV_{CC}$  and the power ground pin? This capacitor carries the MOSFET driver peak currents. An additional  $1\mu F$  ceramic placed immediately next to the  $INTV_{CC}$  and PGND pins can help improve noise performance.
  - Keep the switching node (SW), Top Gate node (TG), and Boost node (BOOST) away from sensitive small-signal nodes, especially from the voltage and current sensing feedback pins. All of these nodes have very large and fast moving signals and therefore should be kept on the “output side” (Pins 9 to 16) of the LTC1735-1 and occupy minimum PC trace area.




Figure 12. LTC1735-1 Layout Diagram






Figure 13. Kelvin Sensing  $R_{SENSE}$

## TYPICAL APPLICATIONS


1.8V/5A Converter with Power Good

CPU Core Voltage Regulator for 2-Step Applications ( $V_{IN} = 5V$ ) with Burst Mode Operation Disabled

**PACKAGE DESCRIPTION**

Dimensions in inches (millimeters) unless otherwise noted.

**GN Package**  
**16-Lead Plastic SSOP (Narrow 0.150)**  
 (LTC DWG # 05-08-1641)




\* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

\*\* DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

GN16 (SSOP) 1098

**S Package**  
**16-Lead Plastic Small Outline (Narrow 0.150)**  
 (LTC DWG # 05-08-1610)



\* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

\*\* DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S16 1098

