

April 1994

## Half Bridge 500V<sub>DC</sub> Driver

### Features

- Maximum Rating ..... 500V
- Ability to Interface and Drive Standard and Current Sensing N-Channel Power MOSFET/IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive in Excess of 0.5A

### Description


The SP600 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.

### Ordering Information


| PART  | TEMPERATURE    | PACKAGE             |
|-------|----------------|---------------------|
| SP600 | -40°C to +85°C | 22 Lead Plastic DIP |

### Pinout

SP600 (PDIP)  
TOP VIEW



### Functional Block Diagram



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.

Copyright © Harris Corporation 1994

File Number **2428.3**

## Specifications SP600

**Absolute Maximum Ratings** Full Temperature Range, All Voltage Referenced to  $V_{SS}$  Unless Otherwise Noted. Note 1, Note 2.

Low Voltage Power Supply,  $V_{BIAS}$  (Note 1) ..... 18V<sub>DC</sub>  
 Floating Low Voltage Boot Strap ..... 18V<sub>DC</sub>  
 Power Supply to Phase,  $V_{BS}$   
 Low Voltage Signal Pins  
 Fault,  $I_{TRIPSEL}$ ,  $V_{DD}$ ,  $TRIP_L$ ,  $CL1$ ,  $G2L$  .... -0.5V<sub>DC</sub> to  $V_{DD}$  +0.5  
 $G1L$ ,  $D1L$ ,  $V_{DF}$ ,  $TOP$ ,  $BOT$   
 $CL2$ ,  $TRIP_U$ ,  $G1U$ ,  $G2U$ ,  $D1U$  to Phase. .... -0.5V<sub>DC</sub> to  $V_{BS}$  +0.5  
 High Voltage Pins  
 Phase,  $V_{PHASE}$  ..... 500V<sub>DC</sub>  
 ( $V_{BS}$ ,  $V_{OUT}$ ,  $TRIP_U$ ,  $CL2$ ,  $G2U$  and  $D1U$ : 0V-18V Higher Than Phase)  
 Dynamic High Voltage Rating Phase, ..... 10,000V/ $\mu$ s  
 $DV_{PHASE}/DT$

### Thermal Information

Thermal Resistance  $\theta_{JA}$   
 Plastic DIP Package ..... 75°C/W  
 Maximum Package Power Dissipation at  $T_A = +85^\circ\text{C}$ ,  $P_O$   
 Plastic DIP Package ..... 500mW  
 Operating Ambient Temperature Range,  $T_A$  ..... -25°C to +85°C  
 Storage Temperature Range,  $T_S$  ..... -40°C to +150°C  
 Lead Temperature (Soldering 10s) ..... +265°C

#### NOTES:

- Care must be taken in the application of  $V_{BIAS}$  as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor ( $R_{ND}$ ). Prolonged high peak currents may result if +15V<sub>DC</sub> is applied abruptly and/or if the local bypass capacitor  $C_{DD}$  is large. It is suggested that  $C_{DD}$  be  $\leq 10\text{MFD}$ . If it is desirable to switch the 15V<sub>DC</sub> source or if a  $C_{DD}$  is larger, additional series impedance may be required.
- Consult factory for additional package offerings.

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Electrical Specifications** ( $V_{BIAS} = 15\text{V}$ , Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $D1U$ , and  $V_{BS}$  Referenced to PHASE.  $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE

| PARAMETER   | SYMBOL           | TEMP           | MIN  | TYP  | MAX  | UNITS         |
|---|------------------|----------------|------|------|------|---------------|
| DC CHARACTERISTICS  |                  |                |      |      |      |               |
| Input Current ( $5\text{V} < V_{TOP}$ , $V_{BOT}$ , $V_{TRIPSEL} < 15\text{V}$ )                                  | $I_{IN}$         | +25°C          | -    | 20   | 30   | $\mu\text{A}$ |
|   |                  | -40°C to +85°C | -    | 30   | 33   | $\mu\text{A}$ |
| $I_{BIAS}$ Quiescent Current (All Inputs Low)   | $I_{BIASL}$      | +25°C          | -    | 1.7  | 2.05 | mA            |
|   |                  | -40°C to +85°C | -    | 1.7  | 2.1  | mA            |
| $I_{BIAS}$ Quiescent Current ( $V_{OUT} \geq V_{BIAS}$ , and All Inputs Low)                                      | $I_{BIASH}$      | +25°C          | -    | 1.7  | 2.05 | mA            |
|   |                  | -40°C to +85°C | -    | 1.7  | 2.1  | mA            |
| $I_{BS}$ Quiescent Current Bootstrap Supply   | $I_{BS}$         | +25°C          | -    | 875  | 1000 | $\mu\text{A}$ |
|   |                  | -40°C to +85°C | -    | 900  | 1060 | $\mu\text{A}$ |
| TOP Threshold Level   | $V_{TOP}$        | +25°C          | 7    | 8    | 9    | V             |
|   |                  | -40°C to +85°C | 6.95 | 8    | 9.1  | V             |
| BOTTOM Threshold Level  | $V_{BOT}$        | +25°C          | 7    | 8    | 9    | V             |
|   |                  | -40°C to +85°C | 6.9  | 8    | 9.1  | V             |
| Current TRIPSELECT Threshold Level  | $V_{TRIPSEL}$    | +25°C          | 7    | 8    | 9    | V             |
|   |                  | -40°C to +85°C | 6.95 | 8    | 9.1  | V             |
| Trip Lower and Upper Comparator Threshold Level - Normal ( $I_{TRIPSEL} = V_{SS}$ )                               | $V_{TRIP L/U_N}$ | +25°C          | 90   | 105  | 125  | mV            |
|   |                  | -40°C to +85°C | 90   | 105  | 127  | mV            |
| Trip Lower and Upper Comparator Threshold Level - Boost ( $I_{TRIPSEL} = V_{DD}$ ) % of Measured $V_{TRIP L/U_N}$ | $V_{TRIP L/U_B}$ | +25°C          | 110  | 130  | 150  | %             |
|   |                  | -40°C to +85°C | 109  | 130  | 152  | %             |
| Under Voltage Lockout Thresholds ( $V_{DD}$ and $V_{BS}$ )  | $V_{LOCK}$       | +25°C          | 9    | 10   | 11.5 | V             |
|   |                  | -40°C to +85°C | 9.7  | 10.5 | 11.8 | V             |
| Phase Out of Status Voltage Threshold (PHASE)   | $V_{OSVT}$       | +25°C          | 5    | 7    | 9    | V             |
|   |                  | -40°C to +85°C | 4.7  | 7    | 9.6  | V             |
| Faultbar Impedance at $I_{FBAR} = 1\text{mA}$   | $R_F$            | +25°C          | 500  | 760  | 1000 | $\Omega$      |
|   |                  | -40°C to +85°C | 450  | 760  | 1100 | $\Omega$      |

## Specifications SP600

**Electrical Specifications** ( $V_{BIAS} = 15V$ , Pulsed  $<300ms$ ), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $D1U$ , and  $V_{BS}$  Referenced to PHASE.  $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE **(Continued)**

| PARAMETER  | SYMBOL           | TEMP           | MIN  | TYP  | MAX  | UNITS    |
|--|------------------|----------------|------|------|------|----------|
| Upper/Lower Source Impedances ( $I_{SOURCE} = 10mA$ )  | $R_{SO\ L/U}$    | +25°C          | 12   | 17   | 23   | $\Omega$ |
|  |                  | -40°C to +85°C | 7    | 17   | 29   | $\Omega$ |
| Upper/Lower Sink Impedances ( $I_{SINK} = 10mA$ )  | $R_{SI\ L/U}$    | +25°C          | 8    | 12   | 16   | $\Omega$ |
|  |                  | -40°C to +85°C | 5    | 12   | 20   | $\Omega$ |
| Bootstrap Supply Current Limiting Impedance  | $R_{BS}$         | +25°C          | 2    | 3.5  | 5    | $\Omega$ |
|  |                  | -40°C to +85°C | 1.4  | 3.5  | 5.6  | $\Omega$ |
| Noise Dropping Resistor Impedance  | $R_{ND}$         | +25°C          | 6    | 10   | 14   | $\Omega$ |
|  |                  | -40°C to +85°C | 5.4  | 10   | 14.6 | $\Omega$ |
| High Voltage Leakage (500V $V_{BS}$ , $V_{OUT}$ , PHASE, $TRIP_U$ , $CL2$ , $G1U$ , $G2U$ , and $D1U$ to $V_{SS}$ . All other Pins at $V_{SS}$ ) | $I_{LK}$         | +25°C          | -    | 1    | 3    | $\mu A$  |
| Miller Clamp Diodes; $D1U$ and $D1L$ ( $I_D = 10mA$ )  | $V_{D1U/L}$      | +25°C          | 0.40 | 0.90 | 1.40 | V        |
| Noise Clamping Zeners; $CL2$ and $CL1$ ( $I_Z = 10mA$ )  | $V_{CL2/1-LOW}$  | +25°C          | 6.35 | 6.61 | 6.85 | V        |
|  |                  | -40°C to +85°C | 6.15 | 6.61 | 7.15 | V        |
| Noise Clamping Zeners; $CL2$ and $CL1$ ( $I_Z = 50mA$ )  | $V_{CL2/1-HIGH}$ | +25°C          | 7.0  | 8.5  | 8.0  | V        |
| $V_{OUT}$ Limiting Resistance  | $R_O$            | +25°C          | 2    | 3.5  | 5    | $\Omega$ |
|  |                  | -40°C to +85°C | 1.4  | 3.5  | 5.6  | $\Omega$ |

NOTE: Maximum Steady State  $\div 15V_{DC}$  Supply Current =  $I_{BIAS_L} \div I_{BS}$

**Switching Specifications** (All Referenced to  $V_{SS}$ , Except:  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $G2U$ , and  $D1U$  Referenced to PHASE.  $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE)

| PARAMETER  | SYMBOL      | TEMP           | MIN  | TYP | MAX  | UNITS   |
|--|-------------|----------------|------|-----|------|---------|
| Refresh One Shot Timer   | $t_{REF}$   | +25°C          | 200  | 350 | 500  | $\mu s$ |
|  |             | -40°C to +85°C | 180  | 350 | 540  | $\mu s$ |
| Delay Time of Trip I/U Voltage ( $I_{TRIPSEL}$ low) to $G2U/G2L$ Low (50% Overdrive) | $t_{OFFTN}$ | +25°C          | 2    | 3   | 4    | $\mu s$ |
|  |             | -40°C to +85°C | 1.85 | 3   | 4.35 | $\mu s$ |
| Delay Time of Trip I Voltage ( $I_{TRIPSEL}$ low) to Faultbar Low                    | $t_{FN}$    | +25°C          | 2    | 3   | 4    | $\mu s$ |
|  |             | -40°C to +85°C | 1.85 | 3   | 4.35 | $\mu s$ |
| Delay Time of Phase Out of Status to Faultbar Low (TOP High)                         | $t_{OSVF}$  | +25°C          | 500  | 700 | 900  | ns      |
|  |             | -40°C to +85°C | 400  | 700 | 1050 | ns      |
| Minimum Logic Input Pulse Width: TOP and BOTTOM                                      | $t_{MINIW}$ | +25°C          | 300  | 430 | 600  | ns      |
|  |             | -40°C to +85°C | 275  | 430 | 660  | ns      |
| Minimum $G1U/G1L$ On Time  | $t_{ON}$    | +25°C          | 1.6  | 2.3 | 3.1  | $\mu s$ |
|  |             | -40°C to +85°C | 1.5  | 2.4 | 3.4  | $\mu s$ |
| Minimum Pulsed Off Time, $G2U/G2L$   | $t_{OFF}$   | +25°C          | 1.3  | 2.0 | 3.4  | $\mu s$ |
|  |             | -40°C to +85°C | 1.05 | 2.1 | 3.9  | $\mu s$ |
| Turn On Delay Time of $G1U$ (BISTATE MODE)   | $t_{OND}$   | +25°C          | 2.5  | 3.2 | 4.5  | $\mu s$ |
|  |             | -40°C to +85°C | 2.1  | 3.3 | 5.2  | $\mu s$ |
| Turn On Delay Time of $G1L$ (BISTATE MODE)   | $t_{OND}$   | +25°C          | 2.5  | 3.2 | 4.5  | $\mu s$ |
|  |             | -40°C to +85°C | 2.1  | 3.3 | 5.2  | $\mu s$ |
| Turn On Delay Time of $G1U$ (THREE-STATE MODE)                                       | $t_{OND}$   | +25°C          | 0.75 | 1.0 | 1.5  | $\mu s$ |
|  |             | -40°C to +85°C | 0.60 | 1.1 | 1.75 | $\mu s$ |

## Specifications SP600


**Switching Specifications** (All Referenced to  $V_{SS}$ , Except:  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $G2U$ , and  $D1U$  Referenced to PHASE.  
 $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE) (Continued)

| PARAMETER  | SYMBOL       | TEMP           | MIN  | TYP | MAX  | UNITS   |
|--|--------------|----------------|------|-----|------|---------|
| Turn On Delay Time of G1L<br>(THREE-STATE MODE)                              | $t_{OND}$    | +25°C          | 0.75 | 1.0 | 1.5  | $\mu s$ |
|  |              | -40°C to +85°C | 0.60 | 1.1 | 1.75 | $\mu s$ |
| Turn Off Delay Time of G2U and G2L   | $t_{OFFD}$   | +25°C          | 0.75 | 1.0 | 1.45 | $\mu s$ |
|  |              | -40°C to +85°C | 0.60 | 1.1 | 1.75 | $\mu s$ |
| Minimum Dead Time: G1U off to G1L on, or G1L<br>off to G1U on (BISTATE MODE) | $t_{D.T.}$   | +25°C          | 1.5  | 2.5 | 3.5  | $\mu s$ |
|  |              | -40°C to +85°C | 1.2  | 2.6 | 4    | $\mu s$ |
| Fault Reset Delay to Clear Faultbar  | $t_{R.T.}$   | +25°C          | 3.4  | 4.5 | 6.6  | $\mu s$ |
|  |              | -40°C to +85°C | 3.15 | 4.8 | 7.4  | $\mu s$ |
| Rise Time of Upper and Lower Driver<br>(Load = 2000pF)                       | $t_{R\ U/L}$ | +25°C          | 25   | 50  | 100  | ns      |
|  |              | -40°C to +85°C | 15   | 50  | 115  | ns      |
| Fall Time of Upper and Lower Driver<br>(Load = 2000pF)                       | $t_{F\ U/L}$ | +25°C          | 25   | 50  | 100  | ns      |
|  |              | -40°C to +85°C | 15   | 50  | 115  | ns      |


**Recommended Operating Conditions and Functional Pin Description** (All Voltages Referenced to  $V_{SS}$ , Unless  
Otherwise Noted. See Figure 1)

| PARAMETER        | CONDITION   |
|------------------|---|
| FAULTBAR         | Open Drain Fault Indicator Output   |
| $I_{TRIPSELECT}$ | Digital Input Command to Increase $TRIP_L$ and $TRIP_U$ Threshold by 30%  |
| $V_{BIAS}$       | 14.5V to 16.5V with 15V nominal, $\approx 1.5mA$ DC BIAS Current  |
| $V_{DD}$         | $C_{DD}$ to $V_{SS}$  |
| $V_{SS}$         | COMMON  |
| TRIP I           | 100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output   |
| CL1              | Lower Noise Clamp Zener   |
| G2L and G1L      | Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)  |
| $V_{DF}$         | Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply   |
| $V_{BS}$         | Bootstrap Supply, Normally a Diode Drop Below $V_{DD}$ Voltage with Respect to the Floating PHASE Reference     |
| $V_{OUT}$        | Load Connection Node  |
| PHASE            | Floating Reference Point for High Side Control Circuitry: $V_{BS}$ , $TRIP_U$ , $CL2$ , $G1U$ , $G2U$ and $D1U$ |
| $TRIP_U$         | 100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive  |
| CL2              | Upper Noise Clamp Zener   |
| G2U and G1U      | Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)  |
| TOP              | Digital Input to Command the UPPER On   |
| BOT              | Digital Input to Command the LOWER On   |
| D1U              | Miller Clamp UPPER to $V_{BS}$  |
| D1L              | Miller Clamp LOWER to $V_{DD}$  |

## Timing Diagram



THREE-STATE MODE SLOWER THAN REFRESH ONE SHOT TIMER



BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER

NOTE: BOT switching not relevant.

## Typical Circuit Configuration

### TRUTH TABLE

Applicable to Typical Circuit Configuration (Figure 1)

| INPUTS |     |                   |                   |       |                   | OUTPUTS |       |           |
|--------|-----|-------------------|-------------------|-------|-------------------|---------|-------|-----------|
| TOP    | BOT | TRIP <sub>L</sub> | TRIP <sub>U</sub> | PHASE | V <sub>BIAS</sub> | UPPER   | LOWER | FAULT BAR |
| 0      | 0   | 0                 | X                 | X     | 1                 | 0       | 0     | 1         |
| 1      | 1   | 0                 | 0                 | 1     | 1                 | 1       | 0     | 1         |
| 1      | 1   | 0                 | 1                 | 1     | 1                 | 0       | 0     | 0         |
| 1      | 1   | 0                 | X                 | 0     | 1                 | 0       | 0     | 0         |
| X      | X   | 1                 | X                 | X     | 1                 | 0       | 0     | 0         |
| 0      | 1   | 0                 | X                 | X     | 1                 | 0       | 1     | 1         |
| 1      | 0   | 0                 | X                 | X     | 1                 | 0       | 0     | 1         |
| X      | X   | X                 | X                 | X     | 0                 | 0       | 0     | 0         |

NOTE: 0 = False, 1 = True, X = Don't Care




FIGURE 1. TYPICAL CIRCUIT CONFIGURATION

| LEGEND  |          |                                       |
|---|----------|---------------------------------------|
| Application Specific                          | $R_{CU}$ | Upper Gate Charging Resistor          |
| Application Specific                          | $R_{DU}$ | Upper Gate Discharge Resistor         |
| Application Specific                          | $R_{PU}$ | Upper Current Pilot Resistor          |
| Application Specific                          | $R_{CL}$ | Lower Gate Charging Resistor          |
| Application Specific                          | $R_{DL}$ | Lower Gate Discharging Resistor       |
| Application Specific                          | $R_{PL}$ | Lower Current Pilot Resistor          |
| $3\mu F$ at $\geq 15V_{DC}$                   | $C_{DD}$ | Local LV Filter Capacitor             |
| $0.22\mu F$ Ceramic X7R at $\geq 15V_{DC}$    | $C_F$    | Flying Capacitor for Bootstrap Supply |
| Harris P/N A114M or Equiv PRV $\geq V_{LINK}$ | $D_F$    | Flying Diode for Bootstrap Supply     |

NOTE: Refer to 'Additional Product Offerings' for information concerning power output devices.

## Functional Description

The SP600 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of N-Channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the  $V_{OUT}$  sense detector, verifies the output voltage state is in agreement with the controlled inputs. The  $>11V_{DC}$  floating power supply required to drive the upper rail external power device is created and managed by the HVIC through  $C_F$  and  $D_F$ . This capacitor is refreshed from the  $V_{DD}$  supply each time  $V_{OUT}$  goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor  $C_F$  is automatically refreshed by bringing  $V_{OUT}$  low. This is accomplished by turning off the upper rail MOSFET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise,  $C_F$  would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to  $I_{TRIPSELECT}$ . A  $\overline{FAULT}$  output signal is generated when any of the following occurs:

- V bias is low
- Over current is detected
- V phase doesn't agree with the input signal

Reset of  $\overline{FAULT}$  is provided by externally removing power or by holding both TOP and BOT inputs low for the required reset time ( $trt_{MAX}$ ).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge ( $R_C$ ) and discharge ( $R_D$ ) impedance chosen per the load capacitance, frequency of operation, and  $D_I/D_T$  dependent recovery characteristics of the associated FBDs.  $R_D$  should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width ( $t_{OFF MIN}$ ).

The selection of over current detection resistors ( $R_P$ ), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply  $D_F$  and  $C_F$  must be determined.  $D_F$  must support the worse case system bus voltage and handle the charging currents of  $C_F$ . Proper selection should take into consideration  $T_{RR}$  and  $T_{FR}$  per the desired operating frequency. Proper selection of  $C_F$  is a trade off between the minimum  $t_{ON}$  time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every 350 $\mu$ s TYP (or even sooner if input commands the TOP to switch at a faster repetition rate).

The local filter capacitor ( $C_{DD}$ ) should be sized sufficiently large enough to transfer the charge to  $C_F$  without causing a significant droop in  $V_{DD}$ . As a rule of thumb it should be at least 10 times larger than  $C_F$  and be located adjacent to the  $V_{DD}$  and  $V_{SS}$  pins to minimize series resistance and inductance.

Refer to Application Note AN8829 for more details about module operation and selection of external components.

April 1994

## Half Bridge 500V<sub>DC</sub> Driver

### Features

- Maximum Rating ..... 500V
- Ability to Interface and Drive Standard and Current Sensing N-Channel Power MOSFET/IGBT Devices
- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection
- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- Peak Drive in Excess of 0.5A

### Description


The SP600 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in half-bridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.

### Ordering Information


| PART  | TEMPERATURE    | PACKAGE             |
|-------|----------------|---------------------|
| SP600 | -40°C to +85°C | 22 Lead Plastic DIP |

### Pinout

SP600 (PDIP)  
TOP VIEW



### Functional Block Diagram





## Specifications SP600

**Absolute Maximum Ratings** Full Temperature Range, All Voltage Referenced to  $V_{SS}$  Unless Otherwise Noted. Note 1, Note 2.

Low Voltage Power Supply,  $V_{BIAS}$  (Note 1) ..... 18V<sub>DC</sub>  
 Floating Low Voltage Boot Strap ..... 18V<sub>DC</sub>  
 Power Supply to Phase,  $V_{BS}$   
 Low Voltage Signal Pins  
 Fault,  $I_{TRIPSEL}$ ,  $V_{DD}$ ,  $TRIP_L$ ,  $CL1$ ,  $G2L$  .... -0.5V<sub>DC</sub> to  $V_{DD}$  +0.5  
 $G1L$ ,  $D1L$ ,  $V_{DF}$ ,  $TOP$ ,  $BOT$   
 $CL2$ ,  $TRIP_U$ ,  $G1U$ ,  $G2U$ ,  $D1U$  to Phase. .... -0.5V<sub>DC</sub> to  $V_{BS}$  +0.5  
 High Voltage Pins  
 Phase,  $V_{PHASE}$  ..... 500V<sub>DC</sub>  
 ( $V_{BS}$ ,  $V_{OUT}$ ,  $TRIP_U$ ,  $CL2$ ,  $G2U$  and  $D1U$ : 0V-18V Higher Than Phase)  
 Dynamic High Voltage Rating Phase, ..... 10,000V/ $\mu$ s  
 $DV_{PHASE}/DT$

### Thermal Information

Thermal Resistance .....  $\theta_{JA}$   
 Plastic DIP Package ..... 75°C/W  
 Maximum Package Power Dissipation at  $T_A = +85^\circ\text{C}$ ,  $P_O$   
 Plastic DIP Package ..... 500mW  
 Operating Ambient Temperature Range,  $T_A$  ..... -25°C to +85°C  
 Storage Temperature Range,  $T_S$  ..... -40°C to +150°C  
 Lead Temperature (Soldering 10s) ..... +265°C

#### NOTES:

- Care must be taken in the application of  $V_{BIAS}$  as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor ( $R_{ND}$ ). Prolonged high peak currents may result if +15V<sub>DC</sub> is applied abruptly and/or if the local bypass capacitor  $C_{DD}$  is large. It is suggested that  $C_{DD}$  be  $\leq 10\text{MFD}$ . If it is desirable to switch the 15V<sub>DC</sub> source or if a  $C_{DD}$  is larger, additional series impedance may be required.
- Consult factory for additional package offerings.

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

**Electrical Specifications** ( $V_{BIAS} = 15\text{V}$ , Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $D1U$ , and  $V_{BS}$  Referenced to PHASE.  $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE

| PARAMETER   | SYMBOL           | TEMP           | MIN  | TYP  | MAX  | UNITS         |
|---|------------------|----------------|------|------|------|---------------|
| DC CHARACTERISTICS  |                  |                |      |      |      |               |
| Input Current ( $5\text{V} < V_{TOP}$ , $V_{BOT}$ , $V_{TRIPSEL} < 15\text{V}$ )                                  | $I_{IN}$         | +25°C          | -    | 20   | 30   | $\mu\text{A}$ |
|   |                  | -40°C to +85°C | -    | 30   | 33   | $\mu\text{A}$ |
| $I_{BIAS}$ Quiescent Current (All Inputs Low)   | $I_{BIASL}$      | +25°C          | -    | 1.7  | 2.05 | mA            |
|   |                  | -40°C to +85°C | -    | 1.7  | 2.1  | mA            |
| $I_{BIAS}$ Quiescent Current ( $V_{OUT} \geq V_{BIAS}$ , and All Inputs Low)                                      | $I_{BIASH}$      | +25°C          | -    | 1.7  | 2.05 | mA            |
|   |                  | -40°C to +85°C | -    | 1.7  | 2.1  | mA            |
| $I_{BS}$ Quiescent Current Bootstrap Supply   | $I_{BS}$         | +25°C          | -    | 875  | 1000 | $\mu\text{A}$ |
|   |                  | -40°C to +85°C | -    | 900  | 1060 | $\mu\text{A}$ |
| TOP Threshold Level   | $V_{TOP}$        | +25°C          | 7    | 8    | 9    | V             |
|   |                  | -40°C to +85°C | 6.95 | 8    | 9.1  | V             |
| BOTTOM Threshold Level  | $V_{BOT}$        | +25°C          | 7    | 8    | 9    | V             |
|   |                  | -40°C to +85°C | 6.9  | 8    | 9.1  | V             |
| Current TRIPSELECT Threshold Level  | $V_{TRIPSEL}$    | +25°C          | 7    | 8    | 9    | V             |
|   |                  | -40°C to +85°C | 6.95 | 8    | 9.1  | V             |
| Trip Lower and Upper Comparator Threshold Level - Normal ( $I_{TRIPSEL} = V_{SS}$ )                               | $V_{TRIP L/U_N}$ | +25°C          | 90   | 105  | 125  | mV            |
|   |                  | -40°C to +85°C | 90   | 105  | 127  | mV            |
| Trip Lower and Upper Comparator Threshold Level - Boost ( $I_{TRIPSEL} = V_{DD}$ ) % of Measured $V_{TRIP L/U_N}$ | $V_{TRIP L/U_B}$ | +25°C          | 110  | 130  | 150  | %             |
|   |                  | -40°C to +85°C | 109  | 130  | 152  | %             |
| Under Voltage Lockout Thresholds ( $V_{DD}$ and $V_{BS}$ )  | $V_{LOCK}$       | +25°C          | 9    | 10   | 11.5 | V             |
|   |                  | -40°C to +85°C | 9.7  | 10.5 | 11.8 | V             |
| Phase Out of Status Voltage Threshold (PHASE)   | $V_{OSVT}$       | +25°C          | 5    | 7    | 9    | V             |
|   |                  | -40°C to +85°C | 4.7  | 7    | 9.6  | V             |
| Faultbar Impedance at $I_{FBAR} = 1\text{mA}$   | $R_F$            | +25°C          | 500  | 760  | 1000 | $\Omega$      |
|   |                  | -40°C to +85°C | 450  | 760  | 1100 | $\Omega$      |

## Specifications SP600

**Electrical Specifications** ( $V_{BIAS} = 15V$ , Pulsed  $<300ms$ ), Unless Otherwise Noted, All Parameters Referenced to  $V_{SS}$  Except  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $D1U$ , and  $V_{BS}$  Referenced to PHASE.  $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE **(Continued)**

| PARAMETER  | SYMBOL           | TEMP           | MIN  | TYP  | MAX  | UNITS    |
|--|------------------|----------------|------|------|------|----------|
| Upper/Lower Source Impedances ( $I_{SOURCE} = 10mA$ )  | $R_{SO\ L/U}$    | +25°C          | 12   | 17   | 23   | $\Omega$ |
|  |                  | -40°C to +85°C | 7    | 17   | 29   | $\Omega$ |
| Upper/Lower Sink Impedances ( $I_{SINK} = 10mA$ )  | $R_{SI\ L/U}$    | +25°C          | 8    | 12   | 16   | $\Omega$ |
|  |                  | -40°C to +85°C | 5    | 12   | 20   | $\Omega$ |
| Bootstrap Supply Current Limiting Impedance  | $R_{BS}$         | +25°C          | 2    | 3.5  | 5    | $\Omega$ |
|  |                  | -40°C to +85°C | 1.4  | 3.5  | 5.6  | $\Omega$ |
| Noise Dropping Resistor Impedance  | $R_{ND}$         | +25°C          | 6    | 10   | 14   | $\Omega$ |
|  |                  | -40°C to +85°C | 5.4  | 10   | 14.6 | $\Omega$ |
| High Voltage Leakage (500V $V_{BS}$ , $V_{OUT}$ , PHASE, $TRIP_U$ , $CL2$ , $G1U$ , $G2U$ , and $D1U$ to $V_{SS}$ . All other Pins at $V_{SS}$ ) | $I_{LK}$         | +25°C          | -    | 1    | 3    | $\mu A$  |
| Miller Clamp Diodes; $D1U$ and $D1L$ ( $I_D = 10mA$ )  | $V_{D1U/L}$      | +25°C          | 0.40 | 0.90 | 1.40 | V        |
| Noise Clamping Zeners; $CL2$ and $CL1$ ( $I_Z = 10mA$ )  | $V_{CL2/1-LOW}$  | +25°C          | 6.35 | 6.61 | 6.85 | V        |
|  |                  | -40°C to +85°C | 6.15 | 6.61 | 7.15 | V        |
| Noise Clamping Zeners; $CL2$ and $CL1$ ( $I_Z = 50mA$ )  | $V_{CL2/1-HIGH}$ | +25°C          | 7.0  | 8.5  | 8.0  | V        |
| $V_{OUT}$ Limiting Resistance  | $R_O$            | +25°C          | 2    | 3.5  | 5    | $\Omega$ |
|  |                  | -40°C to +85°C | 1.4  | 3.5  | 5.6  | $\Omega$ |

NOTE: Maximum Steady State  $\div 15V_{DC}$  Supply Current =  $I_{BIAS_L} \div I_{BS}$

**Switching Specifications** (All Referenced to  $V_{SS}$ , Except:  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $G2U$ , and  $D1U$  Referenced to PHASE.  $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE)

| PARAMETER  | SYMBOL       | TEMP           | MIN  | TYP | MAX  | UNITS   |
|--|--------------|----------------|------|-----|------|---------|
| Refresh One Shot Timer   | $t_{REF}$    | +25°C          | 200  | 350 | 500  | $\mu s$ |
|  |              | -40°C to +85°C | 180  | 350 | 540  | $\mu s$ |
| Delay Time of Trip I/U Voltage ( $I_{TRIPSEL}$ low) to $G2U/G2L$ Low (50% Overdrive) | $t_{OFF-TN}$ | +25°C          | 2    | 3   | 4    | $\mu s$ |
|  |              | -40°C to +85°C | 1.85 | 3   | 4.35 | $\mu s$ |
| Delay Time of Trip I Voltage ( $I_{TRIPSEL}$ low) to Faultbar Low                    | $t_{FN}$     | +25°C          | 2    | 3   | 4    | $\mu s$ |
|  |              | -40°C to +85°C | 1.85 | 3   | 4.35 | $\mu s$ |
| Delay Time of Phase Out of Status to Faultbar Low (TOP High)                         | $t_{OSVF}$   | +25°C          | 500  | 700 | 900  | ns      |
|  |              | -40°C to +85°C | 400  | 700 | 1050 | ns      |
| Minimum Logic Input Pulse Width: TOP and BOTTOM                                      | $t_{MINIW}$  | +25°C          | 300  | 430 | 600  | ns      |
|  |              | -40°C to +85°C | 275  | 430 | 660  | ns      |
| Minimum $G1U/G1L$ On Time  | $t_{ON}$     | +25°C          | 1.6  | 2.3 | 3.1  | $\mu s$ |
|  |              | -40°C to +85°C | 1.5  | 2.4 | 3.4  | $\mu s$ |
| Minimum Pulsed Off Time, $G2U/G2L$   | $t_{OFF}$    | +25°C          | 1.3  | 2.0 | 3.4  | $\mu s$ |
|  |              | -40°C to +85°C | 1.05 | 2.1 | 3.9  | $\mu s$ |
| Turn On Delay Time of $G1U$ (BISTATE MODE)   | $t_{OND}$    | +25°C          | 2.5  | 3.2 | 4.5  | $\mu s$ |
|  |              | -40°C to +85°C | 2.1  | 3.3 | 5.2  | $\mu s$ |
| Turn On Delay Time of $G1L$ (BISTATE MODE)   | $t_{OND}$    | +25°C          | 2.5  | 3.2 | 4.5  | $\mu s$ |
|  |              | -40°C to +85°C | 2.1  | 3.3 | 5.2  | $\mu s$ |
| Turn On Delay Time of $G1U$ (THREE-STATE MODE)                                       | $t_{OND}$    | +25°C          | 0.75 | 1.0 | 1.5  | $\mu s$ |
|  |              | -40°C to +85°C | 0.60 | 1.1 | 1.75 | $\mu s$ |

## Specifications SP600


**Switching Specifications** (All Referenced to  $V_{SS}$ , Except:  $TRIP_U$ ,  $CL2$ ,  $G1U$ ,  $G2U$ , and  $D1U$  Referenced to PHASE.  
 $D_F$ :  $V_{DF}$  to  $V_{BS}$ ,  $C_F$ :  $V_{BS}$  to PHASE) (Continued)

| PARAMETER  | SYMBOL       | TEMP           | MIN  | TYP | MAX  | UNITS   |
|--|--------------|----------------|------|-----|------|---------|
| Turn On Delay Time of G1L<br>(THREE-STATE MODE)                              | $t_{OND}$    | +25°C          | 0.75 | 1.0 | 1.5  | $\mu s$ |
|  |              | -40°C to +85°C | 0.60 | 1.1 | 1.75 | $\mu s$ |
| Turn Off Delay Time of G2U and G2L   | $t_{OFFD}$   | +25°C          | 0.75 | 1.0 | 1.45 | $\mu s$ |
|  |              | -40°C to +85°C | 0.60 | 1.1 | 1.75 | $\mu s$ |
| Minimum Dead Time: G1U off to G1L on, or G1L<br>off to G1U on (BISTATE MODE) | $t_{D.T.}$   | +25°C          | 1.5  | 2.5 | 3.5  | $\mu s$ |
|  |              | -40°C to +85°C | 1.2  | 2.6 | 4    | $\mu s$ |
| Fault Reset Delay to Clear Faultbar  | $t_{R.T.}$   | +25°C          | 3.4  | 4.5 | 6.6  | $\mu s$ |
|  |              | -40°C to +85°C | 3.15 | 4.8 | 7.4  | $\mu s$ |
| Rise Time of Upper and Lower Driver<br>(Load = 2000pF)                       | $t_{R\ U/L}$ | +25°C          | 25   | 50  | 100  | ns      |
|  |              | -40°C to +85°C | 15   | 50  | 115  | ns      |
| Fall Time of Upper and Lower Driver<br>(Load = 2000pF)                       | $t_{F\ U/L}$ | +25°C          | 25   | 50  | 100  | ns      |
|  |              | -40°C to +85°C | 15   | 50  | 115  | ns      |


**Recommended Operating Conditions and Functional Pin Description** (All Voltages Referenced to  $V_{SS}$ , Unless  
Otherwise Noted. See Figure 1)

| PARAMETER        | CONDITION   |
|------------------|---|
| FAULTBAR         | Open Drain Fault Indicator Output   |
| $I_{TRIPSELECT}$ | Digital Input Command to Increase $TRIP_L$ and $TRIP_U$ Threshold by 30%  |
| $V_{BIAS}$       | 14.5V to 16.5V with 15V nominal, $\approx 1.5mA$ DC BIAS Current  |
| $V_{DD}$         | $C_{DD}$ to $V_{SS}$  |
| $V_{SS}$         | COMMON  |
| TRIP I           | 100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output   |
| CL1              | Lower Noise Clamp Zener   |
| G2L and G1L      | Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)  |
| $V_{DF}$         | Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply   |
| $V_{BS}$         | Bootstrap Supply, Normally a Diode Drop Below $V_{DD}$ Voltage with Respect to the Floating PHASE Reference     |
| $V_{OUT}$        | Load Connection Node  |
| PHASE            | Floating Reference Point for High Side Control Circuitry: $V_{BS}$ , $TRIP_U$ , $CL2$ , $G1U$ , $G2U$ and $D1U$ |
| $TRIP_U$         | 100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive  |
| CL2              | Upper Noise Clamp Zener   |
| G2U and G1U      | Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)  |
| TOP              | Digital Input to Command the UPPER On   |
| BOT              | Digital Input to Command the LOWER On   |
| D1U              | Miller Clamp UPPER to $V_{BS}$  |
| D1L              | Miller Clamp LOWER to $V_{DD}$  |

## Timing Diagram



THREE-STATE MODE SLOWER THAN REFRESH ONE SHOT TIMER



BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER

NOTE: BOT switching not relevant.

## Typical Circuit Configuration

### TRUTH TABLE

Applicable to Typical Circuit Configuration (Figure 1)

| INPUTS |     |                   |                   |       |                   | OUTPUTS |       |           |
|--------|-----|-------------------|-------------------|-------|-------------------|---------|-------|-----------|
| TOP    | BOT | TRIP <sub>L</sub> | TRIP <sub>U</sub> | PHASE | V <sub>BIAS</sub> | UPPER   | LOWER | FAULT BAR |
| 0      | 0   | 0                 | X                 | X     | 1                 | 0       | 0     | 1         |
| 1      | 1   | 0                 | 0                 | 1     | 1                 | 1       | 0     | 1         |
| 1      | 1   | 0                 | 1                 | 1     | 1                 | 0       | 0     | 0         |
| 1      | 1   | 0                 | X                 | 0     | 1                 | 0       | 0     | 0         |
| X      | X   | 1                 | X                 | X     | 1                 | 0       | 0     | 0         |
| 0      | 1   | 0                 | X                 | X     | 1                 | 0       | 1     | 1         |
| 1      | 0   | 0                 | X                 | X     | 1                 | 0       | 0     | 1         |
| X      | X   | X                 | X                 | X     | 0                 | 0       | 0     | 0         |

NOTE: 0 = False, 1 = True, X = Don't Care




FIGURE 1. TYPICAL CIRCUIT CONFIGURATION

| LEGEND  |          |                                       |
|---|----------|---------------------------------------|
| Application Specific                          | $R_{CU}$ | Upper Gate Charging Resistor          |
| Application Specific                          | $R_{DU}$ | Upper Gate Discharge Resistor         |
| Application Specific                          | $R_{PU}$ | Upper Current Pilot Resistor          |
| Application Specific                          | $R_{CL}$ | Lower Gate Charging Resistor          |
| Application Specific                          | $R_{DL}$ | Lower Gate Discharging Resistor       |
| Application Specific                          | $R_{PL}$ | Lower Current Pilot Resistor          |
| $3\mu F$ at $\geq 15V_{DC}$                   | $C_{DD}$ | Local LV Filter Capacitor             |
| $0.22\mu F$ Ceramic X7R at $\geq 15V_{DC}$    | $C_F$    | Flying Capacitor for Bootstrap Supply |
| Harris P/N A114M or Equiv PRV $\geq V_{LINK}$ | $D_F$    | Flying Diode for Bootstrap Supply     |

NOTE: Refer to 'Additional Product Offerings' for information concerning power output devices.

## Functional Description

The SP600 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of N-Channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the  $V_{OUT}$  sense detector, verifies the output voltage state is in agreement with the controlled inputs. The  $>11V_{DC}$  floating power supply required to drive the upper rail external power device is created and managed by the HVIC through  $C_F$  and  $D_F$ . This capacitor is refreshed from the  $V_{DD}$  supply each time  $V_{OUT}$  goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor  $C_F$  is automatically refreshed by bringing  $V_{OUT}$  low. This is accomplished by turning off the upper rail MOSFET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise,  $C_F$  would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to  $I_{TRIPSELECT}$ . A  $\overline{FAULT}$  output signal is generated when any of the following occurs:

- V bias is low
- Over current is detected
- V phase doesn't agree with the input signal

Reset of  $\overline{FAULT}$  is provided by externally removing power or by holding both TOP and BOT inputs low for the required reset time ( $trt_{MAX}$ ).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge ( $R_C$ ) and discharge ( $R_D$ ) impedance chosen per the load capacitance, frequency of operation, and  $D_I/D_T$  dependent recovery characteristics of the associated FBDs.  $R_D$  should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width ( $t_{OFF MIN}$ ).

The selection of over current detection resistors ( $R_P$ ), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply  $D_F$  and  $C_F$  must be determined.  $D_F$  must support the worse case system bus voltage and handle the charging currents of  $C_F$ . Proper selection should take into consideration  $T_{RR}$  and  $T_{FR}$  per the desired operating frequency. Proper selection of  $C_F$  is a trade off between the minimum  $t_{ON}$  time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every 350 $\mu$ s TYP (or even sooner if input commands the TOP to switch at a faster repetition rate).

The local filter capacitor ( $C_{DD}$ ) should be sized sufficiently large enough to transfer the charge to  $C_F$  without causing a significant droop in  $V_{DD}$ . As a rule of thumb it should be at least 10 times larger than  $C_F$  and be located adjacent to the  $V_{DD}$  and  $V_{SS}$  pins to minimize series resistance and inductance.

Refer to Application Note AN8829 for more details about module operation and selection of external components.