



32-Bit ARM® Cortex®-M3 FM3 Microcontroller

The MB9A420L Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the ARM[®] Cortex[®]-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, DACs and Communication Interfaces (CAN, UART, CSIO, I²C, LIN).

The products which are described in this data sheet are placed into TYPE11 product categories in FM3 Family Peripheral Manual.

Features

32-bit ARM® Cortex®-M3 Core

- ■Processor version: r2p1
- ■Up to 40 MHz Frequency Operation
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and
- ■48 peripheral interrupts and 16 priority levels
- ■24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

- ■64 Kbytes
- ■Read cycle: 0 wait-cycle
- Security function for code protection

[SRAM]

This series contains 4 Kbyte on-chip SRAM memories that is connected to System bus of Cortex-M3 core.

■SRAM1: 4 Kbyte

CAN Interface (Max one channel)

- ■Compatible with CAN Specification 2.0A/B
- ■Maximum transfer rate: 1 Mbps
- ■Built-in 32 message buffer

Multi-function Serial Interface (Max four channels)

- ■4 channels without FIFO (ch.0, ch.1, ch.3, ch.5)
- Operation mode is selectable from the followings for each channel.
 - □ UART
 - □ CSIO
 - □ LIN
 - □ I²C

[UART]

- ■Full duplex double buffer
- Selection with or without parity supported
- ■Built-in dedicated baud rate generator
- ■External clock available as a serial clock
- Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- □ Full duplex double buffer
- □ Built-in dedicated baud rate generator
- □ Overrun error detection function available

[LIN]

- ■LIN protocol Rev.2.1 supported
- ■Full duplex double buffer
- ■Master/Slave mode supported
- ■LIN break field generation (can be changed to 13-bit to 16-bit length)
- ■LIN break delimiter generation (can be changed to 1-bit to 4-bit length)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

[I²C]

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported



A/D Converter (Max eight channels)

[12-bit A/D Converter]

- ■Successive Approximation type
- ■Conversion time: 0.8 µs @ 5 V
- Priority conversion available (priority at 2 levels)
- ■Scanning conversion mode

Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

D/A Converter (Max one channel)

- ■R-2R type
- ■10-bit resolution

Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built-in. It can set which I/O port the peripheral function can be allocated to.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in the port relocate function
- ■Up to 51 high-speed general-purpose I/O Ports@64 pin Package
- ■Some ports are 5V tolerant

See List of Pin Functions and I/O Circuit Type to confirm the corresponding pins.

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- ■Free-running
- ■Periodic (=Reload)
- ■One-shot

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- ■16-bit free-run timer × 3 ch.
- ■Input capture × 3 ch.
- ■Output compare × 6 ch.
- ■A/D activation compare x 1 ch.
- ■Waveform generator × 3 ch.
- ■16-bit PPG timer × 3 ch.

IGBT mode is contained

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■A/D convertor activate function
- ■DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- ■The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- ■Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.

External Interrupt Controller Unit

- ■Up to 19 external interrupt input pins @ 64 pin Package
- ■Include one non-maskable interrupt (NMI) input pin

Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.

The Hardware watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the Hardware watchdog is active in any low-power consumption modes except RTC, Stop modes.



Clock and Reset

[Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

■Main Clock: 4 MHz to 48 MHz

■Sub Clock: 32.768 kHz

■Built-in high-speed CR Clock: 4 MHz

■Built-in low-speed CR Clock: 100 kHz

■Main PLL Clock

[Resets]

- ■Reset requests from INITX pin
- ■Power-on reset
- ■Software reset
- ■Watchdog timers reset
- ■Low-voltage detection reset
- ■Clock Super Visor reset

Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

■LVD1: error reporting via interrupt

■LVD2: auto-reset operation

Low-Power Consumption Mode

Four low-power consumption modes supported.

- ■Sleep
- ■Timer
- **■**RTC
- Stop

Debug

Serial Wire JTAG Debug Port (SWJ-DP)

Unique ID

Unique value of the device (41-bit) is set.

Power Supply

Wide range voltage: VCC = 2.7 V to 5.5 V



Contents

1. Product Lineup	6
2. Packages	7
3. Pin Assignment	8
4. List of Pin Functions	13
5. I/O Circuit Type	24
6. Handling Precautions	31
6.1 Precautions for Product Design	31
6.2 Precautions for Package Mounting	32
6.3 Precautions for Use Environment	33
7. Handling Devices	34
8. Block Diagram	36
9. Memory Size	37
10. Memory Map	37
11. Pin Status in Each CPU State	40
12. Electrical Characteristics	45
12.1 Absolute Maximum Ratings	45
12.2 Recommended Operating Conditions	47
12.3 DC Characteristics	48
12.3.1 Current Rating	48
12.3.2 Pin Characteristics	51
12.4 AC Characteristics	52
12.4.1 Main Clock Input Characteristics	52
12.4.2 Sub Clock Input Characteristics	53
12.4.3 Built-in CR Oscillation Characteristics	54
12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL)	55
12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of	f Main PLL) 55
12.4.6 Reset Input Characteristics	56
12.4.7 Power-on Reset Timing	56
12.4.8 Base Timer Input Timing	57
12.4.9 CSIO/UART Timing	58
12.4.10 External Input Timing	66
12.4.11 I ² C Timing	67
12.4.12 JTAG Timing	68
12.5 12-bit A/D Converter	69
12.6 10-bit D/A Converter	72
12.7 Low-Voltage Detection Characteristics	73
12.7.1 Low-Voltage Detection Reset	73
12.7.2 Interrupt of Low-Voltage Detection	
12.8 Flash Memory Write/Erase Characteristics	
12.8.1 Write / Erase time	
12.8.2 Write cycles and data hold time	
12.9 Return Time from Low-Power Consumption Mode	
12.9.1 Return Factor: Interrupt	
12.9.2 Return Factor: Reset	
13. Ordering Information	
14. Package Dimensions	

MB9A420L Series



15. Major Changes	87
Document History	89
Sales, Solutions, and Legal Information	90



1. Product Lineup

Memory size

Product name		MB9AF421K/L
On-chip Flash memory		64 Kbytes
On-chip SRAM SRAM1		4 Kbytes

Function

	Product name			MB9AF421K	MB9AF421L			
Pin cou	nt			48/52	64			
ODLI				Cortex-M3				
CPU	Fre	eq.		40 MHz				
Powers	supply vo	Itage range)	2.7 V to 5.5 V				
CAN				1 ch. (Max)				
Multi-function Serial Interface (UART/CSIO/LIN/I ² C)		ce	4 ch. (Max) ch.0, ch.1, ch.3, ch.5: No FIFO (In ch.5, only UART and LIN are available.)	4ch. (Max) ch.0, ch.1, ch.3, ch.5: No FIFO				
Base Timer (PWC/Reload timer/PWM/PPG)		PPG)	8 ch. (Max)					
A/D activation compare 1 ch.			1 ch.					
Input capture 3 ch. Free-run timer 3 ch.		3 ch.						
		3 ch.						
Timer	Output compare		6 ch.	1 unit				
Waveform generator		3 ch.						
	PPG (IGBT r	mode)	3 ch.					
Dual Ti	mer			1 unit				
Real-Ti	me Clock	(1 unit				
Watchd	log timer			1 ch. (SW) + 1 ch. (HW)				
	l Interrup	ots		14 pins (Max) + NMI x 1	19 pins (Max) + NMI × 1			
I/O port	:S			36 pins (Max)	51 pins (Max)			
12-bit A	/D conve	rter		8 ch. (1 unit)	· ·			
10-bit D)/A conve	rter		1 ch. (Max)				
CSV (Clock Super Visor)			Yes					
LVD (Low-Voltage Detector))	2 ch.					
Built-in	CP	High-spee	ed	4 MHz				
Duiit-In	CK	Low-spee	d	100 kHz				
Debug	Function			SWJ-DP				
Unique	ID			Yes				

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.
 It is necessary to use the port relocate function of the I/O port according to your function use.
 See Electrical Characteristics 4.AC Characteristics (3) Built-in CR Oscillation Characteristics for accuracy of built-in CR.



2. Packages

Package	Product name	MB9AF421K	MB9AF421L
LQFP:	LQA048 (0.5 mm pitch)	0	-
QFN:	WNY048 (0.5 mm pitch)	0	-
LQFP:	LQC052 (0.65 mm pitch)	0	-
LQFP:	LQD064 (0.5 mm pitch)	-	0
LQFP:	LQG064 (0.65 mm pitch)	-	•
QFN:	WNS064 (0.5 mm pitch)	-	O

O: Supported


Note:

See Package Dimensions for detailed information on each package.



3. Pin Assignment


LQD064/ LQG064



Note:




WNS064



Note:




LQA048



Note:




WNY048



Note:



LQC052



Note:



4. List of Pin Functions

List of pin numbers

Pin No				I/O circuit	Pin state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	type	type
1	1	1	VCC	-	
			P50		
2	2	2	INT00_0	H* ¹	K
			SIN3_1		
			P51		
3	3	3	INT01_0	H*2	К
3	3	3	SOT3_1	<u> </u>	K
			(SDA3_1)		
			P52		
4	4	4	INT02_0	— H* ²	K
-	7	7	SCK3_1	''	
		(SCL3_1)			
			P30		
5	-	-	TIOB0_1	E	К
			INT03_2		
			P31		
6	-	-	TIOB1_1	E	K
			INT04_2		
		-	P32	E	К
7	-		TIOB2_1		
			INT05_2		
			P33		
0			INT04_0	□ _E	
8	-	-	TIOB3_1		K
			ADTG_6		
			P39		
0		_	DTTI0X_0		
9	6	5	INT06_0		K
			ADTG_2		
			P3A		
			RTO00_0 (PPG00_0)		
10	7	6	TIOA0_1	G	К
10	'	"	INT07_0		IX.
			SUBOUT_2	 	
			RTCCO_2	 	
			P3B		+
			RTO01_0		
11	8	7	(PPG00_0)	G	J
			TIOA1_1		
		1			



	Pin No		I/O oirou	1/O al!	nit Din state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
			P3C		
			RTO02_0		
12	9	8	(PPG02_0)	G	K
			TIOA2_1		
			INT18_2		
			P3D		
13	10	9	RTO03_0 (PPG02_0)	G	J
			TIOA3_1		
_			P3E		+
14	11	10	RTO04_0 (PPG04_0)	G	K
14	''	10	TIOA4_1	\dashv	IX.
			INT19_2		
			P3F		
			RTO05_0		
5 12	12	11	(PPG04_0)	G	J
			TIOA5_1		
16	13	12	VSS	-	
17	14	13	С	-	
18	15	14	VCC	-	
			P46	D	F
19	16	15	X0A		
			P47		_
20	17	16	X1A	D	G
21	18	17	INITX	В	С
			P49		
	19	18	TIOB0_0		
22	10		INT20_1	— к	К
			DA0_0		
	-	-	SOT3_2 (SDA3_2)		
			P4A		
	20	19	TIOB1_0		
23	20	19	INT21_1	E	К
20			SCK3_2		
	-	-	(SCL3_2)		
			P4B		
			TIOB2_0		
24	-	-	INT22_1	─ E	K
			IGTRG_0	 	
			P4C		+
25	_	_	TIOB3_0	E	K
20	_	-	INT12_0	 ⁻	K
			P4D		
26				 	l _V
26	-	-	TIOB4_0	E	K
			INT13_0	1	



	Pin No			1/0 - 1 - 1/	Dia state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
			P4E		
27	-	-	TIOB5_0	E	K
			INT06_2		
28	22	20	PE0	— с	E
			MD1		
29	23	21	MD0	J	D
30	24	22	PE2	<u> </u>	Α
			X0		
31	25	23	PE3	<u> </u>	В
22	26	24	X1 VSS	-	
32	26	-	VCC	-	
აა	-	-	P10	-	
			AN00		
34	27	25	SCK1_1	─ F	L
			(SCL1_1)		
			P11		
			AN01	F	
0.5			SIN1_1		
35	28	26	INT02_1		M
			RX1_2		
			FRCK0_2		
			P12		
			AN02		L
36	29	27	SOT1_1 (SDA1_1)	F	
			TX1_2		
			IC00_2		
37	30	28	AVSS	-	
			P14		
			AN04		
38	31	29	SIN0_1	F	M
			INT03_1		
			IC02_2		
			P15		
			AN05		
39	32	30	SOT0_1	F	M
			(SDA0_1)		
			INT14_0 IC03_2		
			P17		
40	-	-	INT04_1	 E	K
41	33	31	AVCC	-	1
42	34	32	AVRH		
43	35	33	AVRL	-	
44	-	-	P18	E	J
45	-	-	P19	E	J
ro			1 10	<u> </u>	1 0



Pin No				1/0 1 1/1	
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
			P23		
			AN12		
46	37	34	SCK0_0	I*2	M
			(SCL0_0)		
			TIOA7_1		
			P22		
47		0.5	AN13	1+2	
47	38	35	SOTO_0	J*2	M
			(SDA0_0)		
			TIOB7_1		
			P21		
48	39	36	AN14	*1	M
			SINO_0		
			INT06_1		
49	41	37	P00	—	1
			TRSTX		
			P01	E	
50	42	38	TCK		1
			SWCLK		
51	43	39	P02	E	1
<u> </u>	40	00	TDI		
			P03	E	I
52	44	40	TMS		
			SWDIO		
			P04		
53	45	41	TDO	E	1
			SWO		
<i></i>			P0A	F	1/
54	-	-	INT00_2	E	К
			P0B		
55	-	-	TIOB6_1	E	K
			INT18_0		
			P0C		
56	_	-	TIOA6_1	E	К
			INT19_0		
			P0F		
			NMIX		
57 46	46	42	SUBOUT_0	E	Н
-	1.5		CROUT_1		
			RTCCO_0	_	
			P62		
			SCK5_0		
58	-	-	(SCL5_0)	E	J
			ADTG_3		
	1	1		_1	



Pin No				I/O circuit	Pin state
LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	Pin Name	type	type
			P61		
59	47	43	SOT5_0 (SDA5_0)	E	J
			TIOB2_2		
			DTTI0X_2		
			P60		К
			SIN5_0	 *2	
60	48	44	TIOA2_2		
			INT15_1		
			IGTRG_1		
61	49	45	P80		К
01	49	45	INT16_1	L	, ,
62	50	46	P81		К
62	50	40	INT17_1		, ,
63	51	47	P82	L	J
64	52	48	VSS	-	
-	5, 21, 36, 40	-	NC	-	

^{*1: 5} V tolerant I/O, without PZR function

^{*2: 5} V tolerant I/O, with PZR function



List of pin functions

Di-			Pin No			
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48	
ADC	ADTG_2		9	6	5	
	ADTG_3	A/D converter external trigger input pin	58	-	-	
ADTG_6 AN00 AN01	ADTG_6	7	8	-	-	
	AN00		34	27	25	
	AN01	7	35	28	26	
	AN02	7	36	29	27	
	AN04	A/D converter analog input pin.	38	31	29	
	AN05	ANxx describes ADC ch.xx.	39	32	30	
	AN12	7	46	37	34	
	AN13	7	47	38	35	
	AN14	7	48	39	36	
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	10	7	6	
0	TIOB0_0	·	22	19	18	
	TIOB0_1	Base timer ch.0 TIOB pin	5	-	-	
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	11	8	7	
1	TIOB1_0	Description of A TIOD win	23	20	19	
	TIOB1_1	Base timer ch.1 TIOB pin	6	-	-	
Base Timer	TIOA2_1	D LOTION :	12	9	8	
2	TIOA2_2	Base timer ch.2 TIOA pin	60	48	44	
	TIOB2_0		24	-	-	
	TIOB2_1	Base timer ch.2 TIOB pin	7	-	-	
	TIOB2_2	·	59	47	43	
Base Timer	TIOA3_1	Base timer ch.3 TIOA pin	13	10	9	
3	TIOB3_0	D (LOTIOD :	25	-	-	
	TIOB3_1	Base timer ch.3 TIOB pin	8	-	-	
Base Timer	TIOA4_1	Base timer ch.4 TIOA pin	14	11	10	
4	TIOB4_0	Base timer ch.4 TIOB pin	26	-	-	
Base Timer	TIOA5_1	Base timer ch.5 TIOA pin	15	12	11	
5	TIOB5_0	Base timer ch.5 TIOB pin	27	-	-	
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin	56	-	-	
6	TIOB6_1	Base timer ch.6 TIOB pin	55	-	-	
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	46	37	34	
7	TIOB7_1	Base timer ch.7 TIOB pin	47	38	35	
Debugger	SWCLK	Serial wire debug interface clock input pin	50	42	38	
	SWDIO	Serial wire debug interface data input / output pin	52	44	40	
	SWO	Serial wire viewer output pin	53	45	41	
	TCK	JTAG test clock input pin	50	42	38	
	TDI	JTAG test data input pin	51	43	39	
	TDO	JTAG debug data output pin	53	45	41	
	TMS	JTAG test mode state input/output pin	52	44	40	
	TRSTX	JTAG test reset input pin	49	41	37	



Pin				Pin No			
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48		
External	INT00_0	Fortune all intermediate and a constant and	2	2	2		
Interrupt	INT00_2	External interrupt request 00 input pin	54	-	-		
	INT01_0	External interrupt request 01 input pin	3	3	3		
	INT02_0	External interrupt request 02 input pin	4	4	4		
	INT02_1	= External interrupt request 02 input pin	35	28	26		
	INT03_1	Fortune all intermediate and a constant	38	31	29		
	INT03_2	External interrupt request 03 input pin	5	-	-		
	INT04_0		8	-	-		
	INT04_1	External interrupt request 04 input pin	40	-	-		
11	INT04_2		6	-	-		
	INT05_2	External interrupt request 05 input pin	7	-	-		
	INT06_0		9	6	5		
	INT06_1	External interrupt request 06 input pin	48	39	36		
	INT06_2		27	-	-		
	INT07_0	External interrupt request 07 input pin	10	7	6		
	INT12_0	External interrupt request 12 input pin	25	-	-		
	INT13_0	External interrupt request 13 input pin	26	-	-		
	INT14_0	External interrupt request 14 input pin	39	32	30		
	INT15_1	External interrupt request 15 input pin	60	48	44		
	INT16_1	External interrupt request 16 input pin	61	49	45		
	INT17_1	External interrupt request 17 input pin	62	50	46		
	INT18_0	External interrupt request 10 input pin	55	-	-		
	INT18_2	External interrupt request 18 input pin	12	9	8		
	INT19_0	External interrupt request 10 input pin	56	-	-		
	INT19_2	External interrupt request 19 input pin	14	11	10		
	INT20_1	External interrupt request 20 input pin	22	19	18		
	INT21_1	External interrupt request 21 input pin	23	20	19		
	INT22_1	External interrupt request 22 input pin	24	-	-		
	NMIX	Non-Maskable Interrupt input pin	57	46	42		



		Pin No			
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
GPIO	P00		49	41	37
	P01		50	42	38
	P02		51	43	39
	P03		52	44	40
	P04	General-purpose I/O port 0	53	45	41
	P0A		54	-	-
	P0B		55	-	-
	P0C		56	-	-
	P0F		57	46	42
	P10		34	27	25
	P11		35	28	26
	P12		36	29	27
	P14	General-purpose I/O port 1	38	31	29
	P15	General-purpose I/O port 1	39	32	30
	P17		40	-	-
	P18		44	-	-
	P19		45	-	-
	P21		48	39	36
	P22	General-purpose I/O port 2	47	38	35
	P23	1 ' ' '	46	37	34
	P30		5	-	-
	P31	1	6	_	-
	P32	General-purpose I/O port 3	7	_	-
	P33		8	_	-
	P39		9	6	5
	P3A		10	7	6
	P3B		11	8	7
	P3C		12	9	8
	P3D		13	10	9
	P3E		14	11	10
	P3F		15	12	11
	P46	General-purpose I/O port 4	19	16	15
	P47		20	17	16
	P49		22	19	18
	P4A		23	20	19
	P4B		24	-	19
			25	_	-
	P4C			-	-
	P4D	-	26		+
	P4E		27	-	-
	P50		2	2	2
	P51	General-purpose I/O port 5	3	3	3
	P52		4	4	4
	P60	General-purpose I/O port 6	60	48	44
	P61		59	47	43
	P62		58	-	-
	P80	-	61	49	45
	P81	General-purpose I/O port 8	62	50	46
	P82		63	51	47
	PE0	_	28	22	20
	PE2	General-purpose I/O port E	30	24	22
	PE3		31	25	23



Di-	Pin name	Function description	Pin No		
Pin function			LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
Multi- function Serial 0	SIN0_0	Multi-function serial interface ch.0 input pin	48	39	36
	SIN0_1		38	31	29
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	47	38	35
	SOT0_1 (SDA0_1)		39	32	30
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO (operation mode 2) and as SCL0 when it is used in an I ² C (operation mode 4).	46	37	34
Multi-	SIN1_1	Multi-function serial interface ch.1 input pin	35	28	26
function Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	36	29	27
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an I ² C (operation mode 4).	34	27	25
Multi- function Serial 3	SIN3_1	Multi-function serial interface ch.3 input pin	2	2	2
	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	3	3	3
	SOT3_2 (SDA3_2)		22	-	-
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin.	4	4	4
	SCK3_2 (SCL3_2)	This pin operates as SCK3 when it is used in a CSIO (operation mode 2) and as SCL3 when it is used in an I ² C (operation mode 4).	23	-	-



			Pin No		
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
Multi- function Serial 5	SIN5_0	Multi-function serial interface ch.5 input pin	60	48	44
	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4).	59	47	43
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4).	58	-	-
Multi- function	DTTI0X_0	Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function	9	6	5
Timer 0	DTTI0X_2	timer 0.	59	47	43
O	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	35	28	26
	IC00_2	16-bit input capture input pin of Multi-function	36	29	27
	IC02_2	timer 0.	38	31	29
	IC03_2	ICxx describes channel number.	39	32	30
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	10	7	6
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	11	8	7
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	12	9	8
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	13	10	9
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	14	11	10
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	15	12	11
	IGTRG_0	DDC ICPT mode ovternal trigger input =i=	24	-	-
	IGTRG_1	PPG IGBT mode external trigger input pin	60	48	44




Pin			Pin No		
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-52	LQFP-48 QFN-48
CAN	TX1_2	CAN interface TX output pin	36	29	27
	RX1_2	CAN interface RX input pin	35	28	26
Real-time clock	RTCCO_0	0.5 seconds pulse output pin of Real-time clock	57	46	42
	RTCCO_2		10	7	6
	SUBOUT_0	Sub clock output pin	57	46	42
	SUBOUT_2		10	7	6
DAC	DA0_0	D/A converter ch.0 analog output pin	22	19	18
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	21	18	17
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	29	23	21
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	28	22	20
Power	VCC	Power supply Pin	1	1	1
			18	15	14
			33	-	-
GND	VSS	GND Pin	16	13	12
			32	26	24
			64	52	48
Clock	X0	Main clock (oscillation) input pin	30	24	22
	X0A	Sub clock (oscillation) input pin	19	16	15
	X1	Main clock (oscillation) I/O pin	31	25	23
	X1A	Sub clock (oscillation) I/O pin	20	17	16
	CROUT_1	Built-in high-speed CR-osc clock output port	57	46	42
Analog Power	AVCC	A/D converter and D/A converter analog power supply pin	41	33	31
	AVRH	A/D converter analog reference voltage input pin	42	34	32
Analog	AVSS	A/D converter and D/A converter GND pin	37	30	28
GND	AVRL	A/D converter analog reference voltage input pin	43	35	33
C pin	С	Power supply stabilization capacity pin	17	14	13

Note:

While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.




5. I/O Circuit Type






Туре	Circuit	Remarks
В	Pull-up resistor Digital input	CMOS level hysteresis input Pull-up resistor Approximately 50 kΩ
С	N-ch Digital input Digital output	Open drain output CMOS level hysteresis input

















Туре	Circuit	Remarks
	P-ch Digital output N-ch Digital output Pull-up resistor control Standby mode control Analog input Input control	 CMOS level output CMOS level hysteresis input With input control Analog input 5 V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH}= -4 mA, I_{OL}= 4 mA Available to control PZR registers. Only P23, P22, P60. When this pin is used as an I²C pin, the digital output P-ch transistor is always off
J		CMOS level hysteresis input







6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MO).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
 - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin, between AVRH pin and AVRL pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

■Surface mount type

Size: More than $3.2 \text{ mm} \times 1.5 \text{ mm}$ Load capacitance: Approximately 6 pF to 7 pF


■Lead type

Load capacitance: Approximately 6 pF to 7 pF

Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.





Handling when using Multi-function serial pin as I²C pin


If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.

Turning on : $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off : $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.



8. Block Diagram






9. Memory Size

See Memory size in Product Lineup to confirm the memory size.


10. Memory Map

Memory Map (1)





Memory Map (2)



^{*:} See MB9A420L/120L/MB9B120J Series Flash Programming Manual to confirm the detail of Flash memory.



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	ALID	Flash Memory I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	ADDO	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF	A DD 4	Reserved
0x4002_7000	0x4002_7FFF	APB1	A/D Converter
0x4002_8000	0x4002_8FFF		D/A Converter
0x4002_9000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt
0x4003_1000	0x4003_1FFF		Interrupt Source Check Resister
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low-Voltage Detector
0x4003_5800	0x4003_5FFF	4.000	Reserved
0x4003_6000	0x4003_6FFF	APB2	Reserved
0x4003_7000	0x4003_7FFF		CAN prescaler
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		Reserved
0x4003_A000	0x4003_AFFF		Reserved
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		Reserved
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF	ALIE	Reserved
0x4006_1000	0x4006_2FFF	AHB	Reserved
0x4006_3000	0x4006_3FFF		CAN ch.1
0x4006_4000	0x41FF_FFFF		Reserved



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX=0

This is the period when the INITX pin is the L level.

■INITX=1

This is the period when the INITX pin is the H level.

■SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 0.

■SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 1.

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

■Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.



List of Pin Status

	t of Pin Status	1		I			
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC	ner mode, C mode, or mode state
Ē		Power supply unstable	Power supp	oly stable	Power supply stable	Power	supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	NITX = 1 SPL = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
А	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at 0/ or Input enable	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state / When oscillation stops*1, Hi-Z / Internal input fixed at 0	Maintain previous state / When oscillation stops*1, Hi-Z / Internal input fixed at 0	Maintain previous state / When oscillation stops*1, Hi-Z / Internal input fixed at 0
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC Stop	ner mode, 5 mode, or mode state
_		unstable	Power supp	INITX = 1	stable INITX = 1		supply stable
		-	INITX = 0 INITX = 1		-	SPL = 0	SPL = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
F	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
G	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at 0/ or Input enable	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state	Maintain previous state / When oscillation stops*², Hi-Z / Internal input fixed at 0	Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at 0
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state
Н	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at 0



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC Stop	ner mode, C mode, or mode state	
		unstable	Power supplication in the second seco	INITX = 1	stable INITX = 1		supply stable	
		-			-	SPL = 0	SPL = 1	
J	Resource selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
	GPIO selected		enabled	enabled	,			
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	
К	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
	GPIO selected		enabled	enabled				
L	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	
	Resource other than above selected	Setting	Setting	Setting	Maintain	Maintain	Hi-Z / Internal input	
	GPIO selected	disabled	disabled	disabled	previous state	previous state	fixed at 0	
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	
М	External interrupt enabled selected						Maintain previous state	
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	
	GPIO selected						fixed at 0	



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC	ner mode, C mode, or mode state
		Power supply unstable	Power supp		Power supply stable		supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	NITX = 1 SPL = 1
	Analog output selected	Setting disabled	Setting disabled	Setting disabled		*3	*4
N	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain		Maintain previous state
	Resource other than above selected GPIO selected	Hi-Z	Hi-Z /	Hi-Z /	previous state	Maintain previous state	Hi-Z /
		∏-Z	Input enabled	Input enabled			Internal input fixed at 0

^{*1:} Oscillation is stopped at Sub timer mode, sub CR timer mode, RTC mode, STOP mode.

^{*2:} Oscillation is stopped at Stop mode.

^{*3:} Maintain previous state at timer mode. GPIO selected Internal input fixed at 0 at RTC mode, Stop mode.

^{*4:} Maintain previous state at timer mode. Hi-Z/Internal input fixed at 0 at RTC mode, Stop mode.



12. Electrical Characteristics

12.1 Absolute Maximum Ratings

_		Ra	ating		
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	Vcc	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage*1, *3	AV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog reference voltage*1, *3	AVRH	Vss - 0.5	Vss + 6.5	V	
Input voltage*1	Vı	Vss - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
•		Vss - 0.5	Vss + 6.5	V	5 V tolerant
Analog pin input voltage*1	VIA	Vss - 0.5	AV _{CC} + 0.5 (≤ 6.5 V)	V	
Output voltage*1	Vo	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
Clamp maximum current	ICLAMP	-2	+2	mA	*7
Clamp total maximum current	Σ[I _{CLAMP}]		+20	mA	*7
Lloyal maximum autout aurrant*4	la.		10	mA	4 mA type
L level maximum output current*4	loL	-	20	mA	12 mA type
Lloyel everage cutput everant*5	la		4	mA	4 mA type
L level average output current*5	IOLAV	-	12	mA	12 mA type
L level total maximum output current	∑lo∟	-	100	mA	
L level total average output current*6	∑I _{OLAV}	-	50	mA	
H level maximum output current*4	la		- 10	mA	4 mA type
n level maximum output current	I _{OH}	-	- 20	mA	12 mA type
Liloval avarage output ourrent*5	I accord		- 4	mA	4 mA type
H level average output current*5	IOHAV	-	- 12	mA	12 mA type
H level total maximum output current	∑loн	-	- 100	mA	
H level total average output current*6	∑Iohav	-	- 50	mA	
Power consumption	PD	-	350	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

^{*2:} V_{CC} must not drop below V_{SS} - 0.5 V.

 $^{^{*}}$ 3: Ensure that the voltage does not exceed V_{CC} + 0.5 V, for example, when the power is turned on.

^{*4:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.


^{*5:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

^{*6:} The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.



*7

- See List of Pin Functions and I/O Circuit Type about +B input available pin.
- Use within recommended operating conditions.
- · Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
- Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



WARNING:

 Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.
 Do not exceed any of these ratings.



12.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = AVRL = 0.0V)$

_				Va	lue		
Pa	Parameter		Symbol Conditions		Max	Unit	Remarks
Power supply	voltage	Vcc	-	2.7*2	5.5	V	
Analog powe	r supply voltage	AVcc	-	2.7	5.5	V	AVcc = Vcc
Analog refere	noo voltogo	AVRH	-	2.7	AV _{CC}	V	
Analog refere	ence voltage	AVRL	-	AVss	AVss	V	
Smoothing ca	Smoothing capacitor		-	1	10	μF	For Regulator*1
LQG064, LQC052, Operating LQD064,		т.	When mounted on four-layer PCB	- 40	+ 105	°C	
temperature	LQA048, WNS064, WNY048	TA	When mounted on double-sided single-layer PCB	- 40	+ 85	°C	

^{*1:} See C Pin in Handling Devices for the connection of the smoothing capacitor.

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All
of the device's electrical characteristics are warranted when the device is operated under these conditions.
 Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure

No warranty is made with respect to any use, operating conditions, or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

^{*2:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.



12.3 DC Characteristics

12.3.1 Current Rating

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V, $T_A = -40$ °C to + 105°C)

Davameter	Complete	Pin		Canditions	Va	lue	Unit	Domostro
Parameter	Symbol	name		Conditions	Тур	Max	Unit	Remarks
				CPU: 40 MHz, Peripheral: 40 MHz Instruction on Flash	15.5	16	mA	*1, *5
			PLL Run mode	CPU: 40 MHz, Peripheral: the clock stops NOP operation Instruction on Flash	9	10.6	mA	*1, *5
Run mode current	Icc	vcc		CPU: 40 MHz, Peripheral: 40 MHz Instruction on RAM	14	15	mA	*1
Current			High-speed CR Run mode	CPU/ Peripheral: 4 MHz*2 Instruction on Flash	1.7	3.0	mA	*1
			Sub Run mode	CPU/ Peripheral: 32 kHz Instruction on Flash	63	900	μA	*1, *6
			Low-speed CR Run mode	CPU/ Peripheral: 100 kHz Instruction on Flash	88	920	μA	*1
			PLL Sleep mode	Peripheral: 40 MHz	9	12	mA	*1, *5
Sleep	lass		High-speed CR Sleep mode	Peripheral: 4 MHz*2	1	2.1	mA	*1
current	Iccs		Sub Sleep mode Peripheral: 32 kHz		58	880	μA	*1, *6
			Low-speed CR Sleep mode	Peripheral: 100 kHz	71	890	μA	*1

^{*1:} When all ports are fixed.

^{*2:} When setting it to 4 MHz by trimming.

^{*3:} T_A=+25°C, V_{CC}=5.5 V

^{*4:} T_A=+105°C, V_{CC}=5.5 V

^{*5:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*6:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V, T_A = - 40°C to + 105°C)

		Pin		A II	Va	lue		
Parameter	Symbol	name		Conditions	Тур	Max	Unit	Remarks
	I _{CCT}		Main	T _A = + 25°C, When LVD is off	1.8	2.1	mA	*1
			Timer mode	T _A = + 85°C, When LVD is off	-	2.7	mA	*1
mode current		Sub	$T_A = + 25$ °C, When LVD is off	13	44	μΑ	*1	
	Ісст	VCC	Timer mode	$T_A = + 85$ °C, When LVD is off	-	730	μΑ	*1
RTC mode	laas	VCC	DTC mode	T _A = + 25°C, When LVD is off	10	38	μΑ	*1
current	ICCR		RTC mode	T _A = + 85°C, When LVD is off	-	570	μΑ	*1
Stop	lasu		04	T _A = + 25°C, When LVD is off	9	32	μΑ	*1
mode current	Іссн		Stop mode	T _A = + 85°C, When LVD is off	-	540	μΑ	*1

^{*1:} When all ports are fixed.

LVD current

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V,
$$T_A$$
 = - 40°C to + 105°C)

		Pin name	Conditions	Value		I I m i 4	
Parameter	Symbol			Тур	Max	Unit	Remarks
Low-Voltage detection		At operation for reset Vcc = 5.5 V	0.13	0.3	μΑ	At not detect	
circuit (LVD) power supply current	ICCLVD	VCC	At operation for interrupt Vcc = 5.5 V	0.13	0.3	μΑ	At not detect

Flash memory current

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V, T_A = - 40°C to + 105°C)

Parameter	Symbol Pin		Conditions	Va	lue	Unit	Remarks	
raiailletei	Symbol	name	Conditions	Тур	Max	Oilit	Nemarks	
Flash memory write/erase current	Iccflash	VCC	At Write/Erase	9.5	11.2	mA		

^{*2:} Vcc=5.5 V

^{*3:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*4:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



A/D convertor current

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AV_{RL} = 0V, T_{A} = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Тур	Max	Oiil	
Power supply current Iccad	AVCC	At operation	0.7	0.9	mA		
	AVCC	At stop	0.13	13	μA		
Reference power supply current	I _{CCAVRH}	AVRH	At operation AVRH=5.5 V	1.1	1.97	mA	
			At stop AVRH=5.5 V	0.1	1.7	μΑ	

D/A convertor current

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V, T_A = - 40°C to + 105°C)

Parameter	Symbol	Pin	Conditions		Value		Remarks	
Faranietei	Symbol	name Conditions		Тур	Max	Unit	Nemarks	
	I _{DDA}		At operation AVcc = 3.3 V	315	380	μA	*	
Power supply current	I _{DSA}	AVCC	At operation AVcc = 5.0 V	475	580	μA	*	
			At stop	-	8	μΑ	*	

^{*:} No-load



12.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AV_{RL} = 0V, T_{A} = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
T di dillictoi	Oymboi	1 III Hallic	Conditions	Min	Тур	Max	Oille	Remarks
H level input voltage (hysteresis	V _{IHS}	CMOS hysteresis input pin, MD0, MD1	-	Vcc × 0.8	-	Vcc + 0.3	V	
input)		5 V tolerant input pin	-	Vcc × 0.8	-	V _{SS} + 5.5	V	
L level input voltage (hysteresis	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	Vss - 0.3	-	Vcc × 0.2	V	
input)		5 V tolerant input pin	-	Vss - 0.3	-	Vcc × 0.2	V	
H level	. V	4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -2 \text{ mA}$	Vcc - 0.5	-	Vcc	V	
output voltage	VOH	12mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -12 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -8 \text{ mA}$	V _{CC} - 0.5	-	Vcc	V	
L level	.,	4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 2 \text{ mA}$	V _{SS}	-	0.4	V	
output voltage	Vol	12mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 12 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 8 \text{ mA}$	Vss	-	0.4	V	
Input leak current	IIL	-	-	- 5	-	+ 5	μA	
Pull-up resistance	R _{PU}	Pull-up pin	V _{CC} ≥ 4.5 V	33	50	90	kΩ	
value	INPU	i un-up pin	V _{CC} < 4.5 V	-	-	180	N32	
Input capacitance	Cin	Other than VCC, VSS, AVCC, AVSS, AVRH, AVRL	-	-	5	15	pF	



12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
rarameter	Syllibol	name	Conditions	Min	Max	Oilit	Nemarks
			V _{CC} ≥ 4.5 V	4	48	MHz	When crystal oscillator is
Input frequency	f _{CH}		$V_{CC} < 4.5 \text{ V}$	4	20	IVII IZ	connected
input frequency	ICH		-	4	48	MHz	When using external Clock
Input clock cycle	tcyLH	X0, X1	-	20.83	250	ns	When using external Clock
Input clock pulse width	-		Pwh/tcylh, Pwl/tcylh	45	55	%	When using external Clock
Input clock rising time and falling time	t _{CF} ,		-	-	5	ns	When using external Clock
	fсм	-	-	-	40	MHz	Master clock
	fcc	-	-	-	40	MHz	Base clock (HCLK/FCLK)
Internal operating clock frequency*1	f _{CP0}	-	-	-	40	MHz	APB0 bus clock*2
Clock frequency	f _{CP1}	-	-	-	40	MHz	APB1 bus clock*2
	f _{CP2}	-	-	1	40	MHz	APB2 bus clock*2
	tcycc	-	-	25	-	ns	Base clock (HCLK/FCLK)
Internal operating	t _{CYCP0}	-	-	25	-	ns	APB0 bus clock*2
clock cycle time*1	t _{CYCP1}	-	-	25	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	25	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

^{*2:} For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.






12.4.2 Sub Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
rarameter	Syllibol	name	Conditions	Min	Тур	Max	Oilit	Nemarks
Input fraguancy	for		-	-	32.768	1	kHz	When crystal oscillator is connected
Input frequency	fcL	X0A,	-	32	ı	100	kHz	When using external clock
Input clock cycle	tcyll	X1A	-	10		31.25	μs	When using external clock
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock

^{*:} See Sub crystal oscillator in Handling Devices for the crystal oscillator used.





12.4.3 Built-in CR Oscillation Characteristics

Built-in High-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C}$

Parameter	Symbol	Conditions		Value)	Unit	Remarks	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Clock frequency fcRt		T _A = + 25°C, 3.6 V < V _{CC} ≤ 5.5 V	3.92	4	4.08			
		$T_A = 0^{\circ}C \text{ to } + 85^{\circ}C,$ 3.6 V < V _{CC} \le 5.5 V	3.9	4	4.1			
		$T_A = -40$ °C to + 105°C, 3.6 V < V _{CC} \leq 5.5 V	3.88	4	4.12			
	fcrh	$T_A = + 25$ °C, 2.7 V ≤ V _{CC} ≤ 3.6 V	3.94	4	4.06	MHz	When trimming*1	
		$T_A = -20$ °C to + 85°C, 2.7 V ≤ V _{CC} ≤ 3.6 V	3.92	4	4.08			
		$T_A = -20$ °C to + 105°C, 2.7 V \leq V _{CC} \leq 3.6 V	3.9	4	4.1			
		$T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C},$ 2.7 V \le V_{CC} \le 3.6 V	3.88	4	4.12			
		$T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C}$	2.8	4	5.2		When not trimming	
Frequency stabilization time	t _{CRWT}	-	-	-	30	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.

Built-in Low-speed CR

(Vcc = 2.7V to 5.5V, Vss = 0V, T_A = - 40°C to + 105°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
Farameter	Syllibol	Conditions	Min	Тур	Max	Ollit	Remarks
Clock frequency	fcrL	-	50	100	150	kHz	

^{*2:} This is time from the trim value setting to stable of the frequency of the High-speed CR clock.

After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.



12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol		Value		Unit	Remarks	
Farameter	Syllibol	Min	Тур	Max	Offic	Remarks	
PLL oscillation stabilization wait time*1 (LOCK UP time)	tLOCK	100	-	-	μs		
PLL input clock frequency	f _{PLLI}	4	-	16	MHz		
PLL multiplication rate	-	5	ı	37	multiplier		
PLL macro oscillation clock frequency	f _{PLLO}	75	ı	150	MHz		
Main PLL clock frequency*2	fclkpll	1	-	40	MHz		

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL)

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$$


Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	tLOCK	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	3.8	4	4.2	MHz	
PLL multiplication rate	-	19	-	35	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	72	-	150	MHz	
Main PLL clock frequency*2	fclkpll	-	-	40	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note:

 Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency/temperature has been trimmed.

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



Document Number: 002-05659 Rev.*B

^{*2:} For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

^{*2:} For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.



12.4.6 Reset Input Characteristics

($V_{CC} = 2.7V$ to	5.5V, $V_{SS} = 0$	/. T _A = - 40°C	to + 105°C)

Parameter	Symbol	Pin name	Conditions		Unit	Remarks	
T arameter	O y i i i i i		Containone	Min	Max	O i iii	Romano
Reset input time	t _{INITX}	INITX	-	500	-	ns	

12.4.7 Power-on Reset Timing


$$(V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

Parameter	Symbol Pin name		Conditions		Value	Unit	Remarks	
raiametei	Syllibol	Fili Haille	Conditions	Min	Тур	Max	Oilit	Kemarks
Power supply shut down time	toff		-	1	-	-	ms	*1
Power ramp rate	dV/dt	VCC	Vcc:0.2 V to 2.7 V	1.2	-	1000	mV/us	*2
Time until releasing Power-on reset	t PRT		-	0.34	-	3.15	ms	

^{*1:} V_{CC} must be held below 0.2 V for minimum period of toff. Improper initialization may occur if this condition is not met.

Note:

- If toff cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per "12. 4. 6.Reset Input Characteristics".



Glossary

VDH: detection voltage of Low Voltage detection reset. See "12.7 Low-Voltage Detection Characteristics"

^{*2:} This dV/dt characteristic is applied at the power-on of cold start (toff>1 ms).




12.4.8 Base Timer Input Timing

Timer input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	rameter Symbol Pin name		Conditions	Val	ue	Unit	Remarks
Farameter			Conditions	Min	Max	Ollit	iveillai ks
Input pulse width	tтіwн, tтіwL	TIOAn/TIOBn (when using as ECK, TIN)	-	2tcycp	-	ns	



Trigger input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
raiametei	- Cylliddi	i ili ilaliic		Min	Max		Remarks
Input pulse width	t _{TRGH} ,	TIOAn/TIOBn (when using as TGIN)	-	2tcycp	-	ns	



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which the Base Timer is connected to, see Block Diagram in this data sheet.



12.4.9 CSIO/UART Timing


CSIO (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Davamatar	Symbol	Pin	Conditions	Vcc < 4.	.5 V	V _{CC} ≥ 4	.5 V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	=	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4tcycp	-	4t _{CYCP}	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	tslovi	SCKx , SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	tıvsнı	SCKx , SINx	Master mode	50	-	30	ı	ns
$SCK \uparrow \rightarrow SIN$ hold time	tshixi	SCKx , SINx		0	-	0	ı	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK\downarrow \to SOT$ delay time	tslove	SCKx , SOTx		-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	tivshe	SCKx , SINx	Slave mode	10	-	10	1	ns
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXE}	SCKx , SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.










CSIO (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Daramatar	Cumbal	Pin	Conditions	Vcc < 4	.5 V	V _{cc} ≥ 4	.5 V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	tshovi	SCKx , SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	tivsli	SCKx , SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	tsLIXI	SCKx , SINx		0	-	0	1	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	tshove	SCKx , SOTx		-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	tivsle	SCKx , SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	tslixe	SCKx , SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.










CSIO (SPI = 1, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Doromotor	Cymphol	Pin	Conditions	V _{cc} < 4	.5 V	V _{cc} ≥ 4	.5 V	I In:4
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	=	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4tcycp	-	4tcycp	-	ns
$SCK \uparrow \to SOT \ delay \ time$	tshovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup time$	tivsli	SCKx, SINx	Master mode	50	-	30	ı	ns
$SCK \downarrow \to SIN \; hold \; time$	tslixi	SCKx, SINx		0	-	0	-	ns
$SOT \to SCK \downarrow delay \; time$	tsovli	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	tshove	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \downarrow setup time$	tivsle	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.










CSIO (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Vcc < 4	.5 V	V _{CC} ≥ 4	.5 V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	=	8	-	8	Mbps
Serial clock cycle time	tscyc	SCKx		4tcycp	-	4tcycp	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	tslovi	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKx, SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	tshixi	SCKx, SINx		0	-	0	-	ns
$SOT \rightarrow SCK \uparrow delay time$	tsovнı	SCKx, SOTx		2tcycp - 30	ı	2tcycp - 30	1	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 10	•	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVE}	SCKx, SOTx		-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	tivshe	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	tshixe	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.








UART external clock input (EXT = 1)

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = - 40°C to + 105°C)

Parameter	Symbol	Conditions	Valu	е	Unit	Remarks
	Syllibol	Conditions	Min	Max	Ullit	Remarks
Serial clock L pulse width	t _{SLSH}		tcycp + 10	-	ns	
Serial clock H pulse width	tshsl	C 20 pF	tcycp + 10	-	ns	
SCK falling time	tF	$C_L = 30 \text{ pF}$	-	5	ns	
SCK rising time	t _R		-	5	ns	





12.4.10 External Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Doromotor	Cumbal	Pin name	Conditions	Value		Unit	Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit		
		ADTG					A/D converter trigger input	
Insurtantes 4		FRCKx	-	2tcycp*1	-	ns	Free-run timer input clock	
Input pulse width	tinh, tinl	ICxx					Input capture	
Width	LINE	DTTIxX	-	2tcycp*1	-	ns	Waveform generator	
		IGTRG	-	2tcycp*1	1	ns	PPG IGBT mode	
		INTxx,	*2	2tcycp + 100*1		ns	External interrupt,	
		NMIX	*3	500	-	ns	NMI	

^{*1:} t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see Block Diagram in this data sheet.

- *2: When in Run mode, in Sleep mode.
- *3: When in stop mode, in RTC mode, in timer mode.





12.4.11 PC Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$


Parameter	Cumbal	Conditions	Standard	-mode	Fast-m	ode	I Imit	Domorko
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	f _{SCL}		0	100	0	400	kHz	
(Repeated) Start condition hold time SDA ↓ → SCL ↓	t HDSTA		4.0		0.6	-	μs	
SCLclock L width	t _{LOW}		4.7	-	1.3	-	μs	
SCLclock H width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) Start condition setup time SCL ↑ → SDA ↓	t susta	C _L = 30 pF,	4.7	-	0.6	ı	μs	
Data hold time SCL ↓ → SDA ↓ ↑	thddat	$R = (Vp/I_{OL})^{*1}$	0	3.45*2	0	0.9*3	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	tsudat		250	-	100	1	ns	
Stop condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	tsusто		4.0	-	0.6	-	μs	
Bus free time between Stop condition and Start condition	t _{BUF}		4.7	-	1.3	ı	μs	
Noise filter	tsp	-	2tcycp*4	-	2tcycp*4	-	ns	

- *1: R and C_L represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistor and I_{OL} indicates V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} must satisfy that it does not extend at least L period (t_{LOW}) of device's SCL signal.
- *3: A Fast-mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of t_{SUDAT} ≥ 250 ns.
- *4: t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I²C is connected to, see Block Diagram in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.






12.4.12 JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol Pin name Conditions		Valu	ıe	Unit	Remarks		
Faranietei	Syllibol	Fili lialile	Conditions	Min	Max	Oilit	Remarks	
TMS, TDI setup time	t	TCK,	V _{CC} ≥ 4.5 V	15		nc		
TWO, TOT Setup time	UTAGS	TMS, TDI	V _{CC} < 4.5 V	15	-	ns		
TMS, TDI hold time	t _{JTAGH}	TCK,	V _{CC} ≥ 4.5 V	15	-	ns		
TWO, TEITHOIG TITLE	UTAGH	TMS, TDI	Vcc < 4.5 V	13	_	113		
TDO delay time	t	TCK,	V _{CC} ≥ 4.5 V	-	25	no		
TDO delay liffle	t JTAGD	TDO	V _{CC} < 4.5 V	-	45	ns		

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$.





12.5 12-bit A/D Converter

Electrical characteristics for the A/D converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin		Value		Unit	Remarks
i didilictei	Oymboi	name	Min	Тур	Max	Oiiit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	-	± 2.0	± 4.5	LSB	
Differential Nonlinearity	-	-	-	± 1.5	± 2.5	LSB	AVRH =
Zero transition voltage	V _Z T	ANxx	-	± 8	± 15	mV	2.7 V to 5.5 V
Full-scale transition voltage	V _{FST}	ANxx	-	AVRH ± 8	AVRH ± 15	mV	2.7 V to 5.5 V
Conversion time			0.8*1	-	-	μs	AV _{CC} ≥ 4.5 V
Conversion time	-	_	1.0*1	-	-	μs	AVcc < 4.5 V
Sampling time*2	ts	-	0.24	-	10	μs	
Compare clock cycle*3	tcck	-	40	-	1000	ns	
State transition time to operation permission	t _{STT}	-	-	-	1.0	μs	
Analog input capacity	CAIN	-	-	-	9.7	pF	
A I i i - t	_				1.5	1.0	AV _{CC} ≥ 4.5 V
Analog input resistor	RAIN	-	-	-	2.2	kΩ	AVcc < 4.5 V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μA	
Analog input voltage	-	ANxx	AVRL	-	AVRH	V	
Deference voltage		AVRH	2.7	-	AVcc	V	
Reference voltage	_	AVRL	AVss	-	AVss	V	

^{*1:} The conversion time is the value of sampling time (t_S) + compare time (t_C).

The condition of the minimum conversion time is the following.

AV_{CC} ≥ 4.5 V, HCLK=25 MHz sampling time: 240 ns, compare time: 560 ns

AV_{CC} < 4.5 V, HCLK=40 MHz sampling time: 300 ns, compare time: 700 ns

Ensure that it satisfies the value of the sampling time (ts) and compare clock cycle (tcck).

For setting of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part.

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.

For the number of the APB bus to which the A/D Converter is connected, see Block Diagram.


The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

Ensure that it sets the sampling time to satisfy (Equation 1).

*3: The compare time (tc) is the value of (Equation 2).

^{*2:} A necessary sampling time changes by external impedance.





(Equation 1) $t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$

ts: Sampling time

R_{AIN}: Input resistor of A/D = 1.3 k Ω at 4.5 V \leq AV_{CC} \leq 5.5 V ch.0 to ch.2, ch.4, ch.5

Input resistor of A/D = 1.5 k Ω at 4.5 V \leq AV_{CC} \leq 5.5 V ch.12 to ch.14

Input resistor of A/D = 1.9 k Ω at 2.7 V < AV_{CC} < 4.5 V ch.0 to ch.2, ch.4, ch.5

Input resistor of A/D = 2.2 k Ω at 2.7 V \leq AV_{CC} < 4.5 V ch.12 to ch.14

C_{AIN}: Input capacity of A/D = 9.7 pF at 2.7 V \leq AV_{CC} \leq 5.5 V

REXT: Output impedance of external circuit

(Equation 2) $t_C = t_{CCK} \times 14$

tc: Compare time

t_{CCK}: Compare clock cycle




Definition of 12-bit A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.
 Integral Nonlinearity: Deviation of the line between the zero-transition point

(0b11111111110 \longleftrightarrow 0b11111111111) from the actual conversion characteristics.

• Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST}: Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT}: Voltage at which the digital output changes from 0x(N - 1) to 0xN.



12.6 10-bit D/A Converter

Electrical Characteristics for the D/A Converter

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = AVRL = 0V, T_A = - 40°C to + 105°C)

	0 1 1	Pin		Value		11.24	D
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
Resolution	-		-	-	10	bit	
Conversion time	t _{C20}		0.47	0.58	0.69	μs	Load 20 pF
Conversion time	t _{C100}		2.37	2.90	3.43	μs	Load 100 pF
Integral Nonlinearity	INL		- 4.0	-	+ 4.0	LSB	*
Differential Nonlinearity	DNL	DAx	- 0.9	-	+ 0.9	LSB	*
Output Voltage offset		DAX	-	-	10.0	mV	Code is 0x000
Output Voltage offset	V _{OFF}		- 20.0	-	+ 5.4	mV	Code is 0x3FF
Analog output impedance	В		3.10	3.80	4.50	kΩ	D/A operation
Analog output impedance	Ro		2.0	-	-	ΜΩ	D/A stop
Output undefined period	t _R		-	-	70	ns	

^{*:} No-load



12.7 Low-Voltage Detection Characteristics

12.7.1 Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Doromotor	Cymphol	Conditions		Va	lue	Unit	Domonko
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHR*1 = 00000	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	3VIIK = 00000	2.30	2.50	2.70	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 00001	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	3VHK - = 00001	San	ne as SVHI	R = 0000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1 = 00010	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	SVHR ' = 00010	San	ne as SVHI	R = 0000 value	V	When voltage rises
Detected voltage	VDL	O) (I ID*1 00044	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	SVHR*1 = 00011	San	ne as SVHI	R = 0000 value	V	When voltage rises
Detected voltage	VDL	O) (I ID*1 00400	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	SVHR*1 = 00100	San	ne as SVHI	R = 0000 value	V	When voltage rises
Detected voltage	VDL	O\/\UD*1 00404	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	SVHR ' = 00101	SVHR*1 = 00101 Same as SVHR = 0000 value		V	When voltage rises	
Detected voltage	VDL	O) (I ID*1 00440	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	SVHR*1 = 00110	Same as SVHR = 0000 value		V	When voltage rises	
Detected voltage	VDL	O) (LID*1 00444	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVHR*1 = 00111	San	ne as SVHI	R = 0000 value	V	When voltage rises
Detected voltage	VDL	O) (I ID*1 04000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	SVHR*1 = 01000	San	ne as SVHI	R = 0000 value	V	When voltage rises
Detected voltage	VDL	O\/\UD*1 04004	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	SVHR*1 = 01001	San	ne as SVHI	R = 0000 value	V	When voltage rises
Detected voltage	VDL	O) (I ID*1 04040	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	SVHR*1 = 01010	Same as SVHR = 0000 value		V	When voltage rises	
LVD stabilization wait time	t _{LVDW}	-	-	-	8160 × tcycp*2	μs	
LVD detection delay time	tuvddl	-	-	-	200	μs	

^{*1:} SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR = 00000 by low voltage detection reset.

^{*2:} tcycp indicates the APB2 bus clock cycle time.



12.7.2 Interrupt of Low-Voltage Detection

 $(T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Parameter Symbol			Value			Remarks
Farameter	Syllibol	Conditions	Min	Тур	Max	Unit	Keiliaiks
Detected voltage	VDL	SVHI = 00011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	3VHI = 00011	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 00100	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	3VHI = 00100	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI = 00101	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	3VHI = 00101	3.04	3.30	3.56	V	When voltage rises
Detected voltage	VDL	C)/III 00440	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	SVHI = 00110	3.40	3.70	4.00	V	When voltage rises
Detected voltage	VDL	SVHI = 00111	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	3VHI = 00111	3.50	3.80	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 01000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	SVHI = 01000	3.77	4.10	4.43	V	When voltage rises
Detected voltage	VDL	SVHI = 01001	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	SVHI = 01001	3.86	4.20	4.54	V	When voltage rises
Detected voltage	VDL	SVHI = 01010	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	SVHI = 01010	3.96	4.30	4.64	V	When voltage rises
LVD stabilization wait time	t _{LVDW}	-	-	-	8160 x t _{CYCP} *	μs	
LVD detection delay time	tuvddl	-	-	-	200	μs	

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



12.8 Flash Memory Write/Erase Characteristics

12.8.1 Write / Erase time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Value		Unit	Remarks
raiailletei	Тур	Max	Oilit	Remarks
Sector erase time	0.3	0.7	s	Includes write time prior to internal erase
Half word (16-bit) write time	16	282	μs	Not including system-level overhead time
Chip erase time	2.4	5.6	s	Includes write time prior to internal erase

^{*:} The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

12.8.2 Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

^{*:} At average + 85°C



12.9 Return Time from Low-Power Consumption Mode

12.9.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

_ ,	Symbol	Va	lue	Unit	
Parameter		Тур	Max*		Remarks
Sleep mode		tc	YCC	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		43	83	μs	
Low-speed CR Timer mode	ticnt	310	620	μs	
Sub Timer mode		534	724	μs	
RTC mode, Stop mode		278	479	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.


Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.



12.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Danamatan.	Ols al	Va	lue	1111	5
Parameter	Symbol	Тур	Max*	Unit	Remarks
Sleep mode		149	264	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		149	264	μs	
Low-speed CR Timer mode	t _{RCNT}	318	603	μs	
Sub Timer mode		308	583	μs	
RTC/Stop mode		248	443	μs	


^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)





Operation example of return from low power consumption mode (by internal resource reset*)



^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
- The time during the power-on reset/low-voltage detection reset is excluded. See (6) Power-on Reset Timing in 4. AC
 Characteristics in Electrical Characteristics for the detail on the time during the power-on reset/low -voltage detection
 reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




13. Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9AF421KWQN-G-JNE2	64 Kbyte	4 Kbyte	Plastic • QFN (0.5 mm pitch), 48-pin (WNY048)	
MB9AF421KPMC-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.5 mm pitch), 48-pin (LQA048)	
MB9AF421KPMC1-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.65 mm pitch), 52-pin (LQC052)	Torre
MB9AF421LPMC1-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.5 mm pitch), 64-pin (LQD064)	Tray
MB9AF421LPMC-G-JNE2	64 Kbyte	4 Kbyte	Plastic • LQFP (0.65 mm pitch), 64-pin (LQG064)	
MB9AF421LWQN-G-JNE2	64 Kbyte	4 Kbyte	Plastic • QFN (0.5 mm pitch), 64-pin (WNS064)	



14. Package Dimensions

Package Type	Package Code
LQFP 64	LQD064



SYMBOL	DIV	/IENSIOI	VS
STIVIDUL	MIN.	NOM.	MAX.
Α			1.70
A1	0.00	_	0.20
b	0.15	_	0.2 7
С	0.09	_	0.20
D	12.00 BSC.		
D1	10.00 BSC.		; ;
е	О	0.50 BSC	
E	12.00 BSC.		
E1	10).00 BSC	; ;
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- 10 BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION 5 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 5 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 64 LEAD LQFP 10.0X10.0X1.7 MM LQD064 Rev**

002-13879 **



Package Type	Package Code
LQFP 64	LQG064



SYMBOL	DII	MENSIO	N
STIVIBUL	MIN.	NOM.	MAX.
А			1.70
A1	0.00		0.20
b	0.27	0.32	0.37
С	0.09		0.20
D	14.00 BSC		
D1	12.00 BSC		
е	0.65 BSC		
E	14.00 B		
E1	12.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 64 LEAD LQFP 12.0X12.0X1.7 MM LQG064 REV**

002-13881 **



Package Type	Package Code
LQFP 48	LQA048



SYMBOL	DIMENSIONS		
STIVIBUL	MIN.	NOM.	MAX.
Α	_		1.70
A1	0.00	_	0.20
b	0.15	_	0.27
С	0.09 — 0.20		0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	_	8°

NOTES

SIDE VIEW

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

DETAIL A

- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- A TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.

 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.

 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ADETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV**

- b

002-13731 **



Package Type	Package Code
LQFP 52	LQC052



SYMBOL	DIMENSION		
STIVIBUL	MIN.	NOM.	MAX.
А			1.70
A1	0.00		0.20
b	0.265	0.30	0.365
С	0.09		0.20
D	12.00 BSC		
D1	10.00 BSC		
е	0.65 BSC		
E	12.00 BSC		
E1	10.00 BSC		;
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

NOTES


- 1, ALL DIMENSIONS ARE IN MILLIMETERS.
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 52 LEAD LQFP 10.0X10.0X1.7 MM LQC052 REV**

002-13880 **



Package Type	Package Code
QFN 48	WNY048



0.05 C

SYMBOL	DIMENSIONS		
STIVIBUL	MIN.	NOM.	MAX.
А	_	_	0.80
A ₁	0.00 —		0.05
D	7.00 BSC		
E	7.00 BSC		
b	0.18 0.25 0.3		0.30
D ₂	4.65 BSC		
E 2	4.65 BSC		
е	0.50 BSC		
С	0.30 REF		
L	0.45 0.50 0.55		0.55

SIDE VIEW

1	V	O	Ī	Έ
-				

c

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

SEATING PLANE

⚠DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

 \triangle ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.


- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- $\underline{\wedge}$ PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSEDHEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPECIFICATION NO. REF: N/A


PACKAGE OUTLINE, 48 LEAD OFN 7.00X7.00X0.80 MM WNY048 4.65 X4.65 MMEPAD (SAWN) REV*

002-16422 **



Package Type	Package Code
QFN 64	WNS064





SYMBOL	DIMENSIONS		
STIVIBOL	MIN.	NOM.	MAX.
Α	_	_	0.80
A1	0.00	_	0.05
D	9.00 BSC		
E	9.00 BSC		
b	0.20	0.25	0.30
D ₂	7.20 BSC		
E 2	7.20 BSC		
е	0.50 BSC		
С	0.50 REF		
L	0.35	0.40	0.45

NOTE

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- $2.\ \mathsf{DIMENSIONING}\ \mathsf{AND}\ \mathsf{TOLERANCING}\ \mathsf{CONFORMS}\ \mathsf{TO}\ \mathsf{ASME}\ \mathsf{Y14.5-1994}.$
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

⚠DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

⚠ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.

- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- ⚠PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSEDHEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPECIFICATION NO. REF: N/A

PACKAGE OUTLINE, 64 LEAD QFN 9.00K9.00K0.80MMWNS0647.20X7.20MMEPAD(SAWN) REV**

002-16424 **



15. Major Changes

Spansion Publication Number: DS706-00054

Page	Section	Change Results
Revision	0.1	1
-	-	Initial release
Revision	0.2	
-	-	Company name and layout design change
Revision	n 1.0	T=
-	-	Preliminary → Full Production
2	FEATURES	Revised I ² C operation mode name
3	FEATURES	Revised the value of A/D conversion time
4	FEATURES	Revised Channel number of MFT A/D activation compare
6	PRODUCT LINEUP	Added notes of Built-in high speed CR accuracy Basical sharped graphers of MET A/D activation accuracy.
	LICT OF DIAL FUNCTION	Revised channel number of MFT A/D activation compare
17	LIST OF PIN FUNCTION List of pin numbers	Corrected I/O circuit type of P80,P81,P82
29	I/O CIRCUIT TYPE	Added the remarks of type L
37	BLOCK DIAGRAM	Revised Channel number of MFT A/D activation compare
	ELECTRICAL CHARACTERISTICS	·
47	Recommended Operating Conditions	Corrected the minimum value of AVRH voltage
48,49	ELECTRICAL CHARACTERISTICS 3.DC Characteristics (1) Current Rating	Revised the values of "TBD"
	ELECTRICAL CHARACTERISTICS	Current the pin name of power supply current
49	3.DC Characteristics (1) Current Rating	Added the at stop condition of power supply current
	A/D converter current	Added the remark of reference power supply current
55	ELECTRICAL CHARACTERISTICS 3.AC Characteristics (6)Power-on Reset Timing	Revised the values of "TBD"
66	ELECTRICAL CHARACTERISTICS	Revised I ² C operation mode name
00	3.AC Characteristics (10) I ² C Timing	 Revised the value of noise filter
68	ELECTRICAL CHARACTERISTICS 5. 12-bit A/D Converter	Revised the value of zero transition voltage and full-scale transition voltage Revised the value of conversion time, sampling time, compare clock cycle Corrected the value of state transition time to operation permission Corrected the minimum value of AVRH voltage Revised the notes explanation Delete (Preliminary value) description
71	ELECTRICAL CHARACTERISTICS 6. 10-bit D/A Converter	Delete (Preliminary value) description
72,73	ELECTRICAL CHARACTERISTICS 7. Low-Voltage Detection Characteristics	Corrected the values of SVHR and SVHI
74	ELECTRICAL CHARACTERISTICS 8. Flash Memory Write/Erase Characteristics	 Revised the values of "TBD" Revised the values of typical Revised the notes of Erase/write cycles and data hold time Delete (target value) description
75,77	ELECTRICAL CHARACTERISTICS 9. Return Time from Low-Power Consumption Mode	Revised the values of "TBD"
84,85	PACKAGE DIMENSIONS	Added the figures of LCC-48P-M74 and LCC-64P-M25
Revision		
26	I/O Circuit Type	Added about +B input
39	Memory Map · Memory map(2)	Added the summary of Flash memory sector and the note



Page	Section	Change Results
46, 47	Electrical Characteristics 1. Absolute Maximum Ratings	Added the Clamp maximum current Added about +B input
48	Electrical Characteristics 2. Recommended Operation Conditions	Added the note about less than the minimum power supply voltage
49, 50	Electrical Characteristics 3. DC Characteristics (1) Current rating	Changed the table format Added Main TIMER mode current
56	Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main PLL (4-2) Operating Conditions of Main PLL	Added the figure of Main PLL connection
57	Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing	Changed the figure of timing
59-66	Electrical Characteristics 4. AC Characteristics (8) CSIO/UART Timing	 Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode
70	Electrical Characteristics 5. 12bit A/D Converter	Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage
81	Ordering Information	Changed notation of part number

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB9A420L Series 32-Bit ARM® Cortex®-M3 FM3 Microcontroller

Document Number: 002-05659

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH	03/31/2015	Migrated to Cypress and assigned document number 002-05659 No change to document contents or format.
*A	5162461	AKIH	03/09/2016	Updated to Cypress format.
*B	5658524 YSKA 03/13/2017		03/13/2017	Updated "12.4.7 Power-On Reset Timing". Changed parameter from "Power Supply rise time(Tr)[ms]" to "Power ramp rate(dV/dt)[mV/us]" and added some comments (Page 56) Modified RTC description in "Features, Real-Time Clock(RTC)" as below Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function (Page 2) Added Notes for JTAG (Page 23), Changed "J-TAG" to" JTAG" in "4 List of Pin
				Functions" (Page 18) Updated Package code and dimensions as follows (Page 7-12, 47, 80 -86) FPT-48P-M49 -> LQA048, LCC-48P-M74 -> WNY048, FPT-52P-M02 -> LQC052, FPT-64P-M38 -> LQD064, FPT-64P-M39 -> LQG064, LCC-64P-M25 -> WNS064 Added the Baud rate spec in "12.4.9 CSIO/UART Timing" (Page 58, 60, 62, 64)



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

ARM® Cortex® Microcontrollers cvpress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

cypress.com/wireless

© Cypress Semiconductor Corporation, 2013-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended of tor the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-05659 Rev.*B March 13, 2017 Page 90 of 90