

Features

- Very high speed: 45 ns
 - Wide voltage range: 2.20 V to 3.60 V
- Temperature range:
 - Industrial: -40 °C to +85 °C
 - Automotive-A: -40 °C to +85 °C
- Pin compatible with CY62148DV30
- Ultra low standby power
 - Typical standby current: 1 μA
 - Maximum standby current: 7 μA (Industrial)
- Ultra low active power
 - Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with $\overline{CE}$ and $\overline{OE}$ features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 36-ball very fine-pitch ball grid array (VFBGA), 32-pin thin small outline package (TSOP) II, and 32-pin small outline integrated circuit (SOIC) ^[1] packages

Functional Description


The CY62148EV30 is a high performance CMOS static RAM organized as 512 K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected ($\overline{CE}$ HIGH). The eight input and output pins (I/O_0 through I/O_7) are placed in a high impedance state when the device is deselected ($\overline{CE}$ HIGH), the outputs are disabled ($\overline{OE}$ HIGH), or during a write operation ($\overline{CE}$ LOW and $\overline{WE}$ LOW).

To write to the device, take Chip Enable ($\overline{CE}$) and Write Enable ($\overline{WE}$) inputs LOW. Data on the eight I/O pins (I/O_0 through I/O_7) is then written into the location specified on the address pins (A_0 through A_{18}).

To read from the device, take Chip Enable ($\overline{CE}$) and Output Enable ($\overline{OE}$) LOW while forcing Write Enable ($\overline{WE}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For a complete list of related 1documentation, [click here](#).

Logic Block Diagram



Note

1. SOIC package is available only in 55 ns speed bin.


Contents

Pin Configuration	3	Ordering Information	11
Product Portfolio	3	Ordering Code Definitions	11
Maximum Ratings	4	Package Diagrams	12
Operating Range	4	Acronyms	15
Electrical Characteristics	4	Document Conventions	15
Capacitance	5	Units of Measure	15
Thermal Resistance	5	Document History Page	16
AC Test Loads and Waveforms	5	Sales, Solutions, and Legal Information	19
Data Retention Characteristics	6	Worldwide Sales and Design Support	19
Data Retention Waveform	6	Products	19
Switching Characteristics	7	PSoC® Solutions	19
Switching Waveforms	8	Cypress Developer Community	19
Truth Table	10	Technical Support	19


Pin Configuration

VFBGA, SOIC and TSOP II pinouts are as follows. [2, 3]

36-ball VFBGA pinout
Top View



32-pin SOIC/TSOP II pinout
Top View



Product Portfolio

Product		Range	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
							Operating I _{CC} (mA)				Standby I _{SB2} (μA)	
			f = 1 MHz		f = f _{max}							
Min	Typ ^[4]	Max		Typ ^[4]	Max	Typ ^[4]	Max	Typ ^[4]	Max	Typ ^[4]	Max	
CY62148EV30LL	VFBGA	Industrial	2.2	3.0	3.6	45	2	2.5	15	20	1	7
	TSOP II	Industrial / Automotive-A										
	SOIC	Industrial	2.2	3.0	3.6	55	2	2.5	15	20	1	7

Notes

- SOIC package is available only in 55 ns speed bin.
- NC pins are not connected on the die.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied 55 °C to +125 °C

Supply voltage to ground potential -0.3 V to $V_{CC(max)}$ + 0.3 V

DC voltage applied to outputs in High Z State ^[5, 6] -0.3 V to $V_{CC(max)}$ + 0.3 V

DC input voltage ^[5, 6] -0.3 V to $V_{CC(max)}$ + 0.3 V

Output current into outputs (LOW) 20 mA

Static discharge voltage (MIL-STD-883, Method 3015) > 2001 V

Latch up current > 200 mA

Operating Range

Product	Range	Ambient Temperature	$V_{CC}^{[7]}$
CY62148EV30	Industrial / Automotive-A	-40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-45 (Industrial / Automotive-A)			-55 ^[8]			Unit
			Min	Typ ^[9]	Max	Min	Typ ^[9]	Max	
V_{OH}	Output high voltage	$I_{OH} = -0.1$ mA	2.0	—	—	2.0	—	—	V
		$I_{OH} = -1.0$ mA, $V_{CC} \geq 2.7$ V	2.4	—	—	2.4	—	—	V
V_{OL}	Output low voltage	$I_{OL} = 0.1$ mA	—	—	0.4	—	—	0.2	V
		$I_{OL} = 2.1$ mA, $V_{CC} \geq 2.7$ V	—	—	0.4	—	—	0.4	V
V_{IH}	Input high voltage	$V_{CC} = 2.2$ V to 2.7 V	1.8	—	$V_{CC} + 0.3$ V	1.8	—	$V_{CC} + 0.3$ V	V
		$V_{CC} = 2.7$ V to 3.6 V	2.2	—	$V_{CC} + 0.3$ V	2.2	—	$V_{CC} + 0.3$ V	V
V_{IL}	Input low voltage	$V_{CC} = 2.2$ V to 2.7 V	For VFBGA and TSOP II packages	-0.3	—	0.6	—	—	V
				—	—	—	—	0.4 ^[10]	V
		$V_{CC} = 2.7$ V to 3.6 V	For VFBGA and TSOP II packages	-0.3	—	0.8	—	—	V
				—	—	—	—	0.6 ^[10]	V
I_{IX}	Input leakage current	$GND \leq V_I \leq V_C$	-1	—	+1	-1	—	+1	μA
I_{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$, Output disabled	-1	—	+1	-1	—	+1	μA
I_{CC}	V_{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	—	15	20	—	15	20	mA
		$f = 1$ MHz	—	2	2.5	—	2	2.5	
$I_{SB1}^{[11]}$	Automatic CE power down current – CMOS inputs	$CE \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V, $V_{IN} \leq 0.2$ V $f = f_{max}$ (Address and Data Only), $f = 0$ ($\overline{OE}$ and $\overline{WE}$), $V_{CC} = 3.60$ V	—	1	7	—	1	7	μA
$I_{SB2}^{[11]}$	Automatic CE power down current – CMOS inputs	$CE \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, $f = 0$, $V_{CC} = 3.60$ V	—	1	7	—	1	7	μA

Notes

5. $V_{IL(min)}$ = -2.0 V for pulse durations less than 20 ns.

6. $V_{IH(max)}$ = $V_{CC} + 0.75$ V for pulse durations less than 20 ns.

7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to $V_{CC(min)}$ and 200 μs wait time after V_{CC} stabilization.

8. SOIC package is available only in 55 ns speed bin.

9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.

10. Under DC conditions the device meets a V_{IL} of 0.8V (for V_{CC} range of 2.7 V to 3.6 V) and 0.6 V (for V_{CC} range of 2.2 V to 2.7 V). However, in dynamic conditions Input LOW voltage applied to the device must not be higher than 0.6V and 0.4V for the above ranges. This is applicable to SOIC package only.

11. Chip Enable (CE) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Capacitance


Parameter ^[12]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = V_{CC(\text{typ})}$	10	pF
C_{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[12]	Description	Test Conditions	36-ball VFB-GA Package	32-pin TSOP II Package	32-pin SOIC Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	75.13	55	$^\circ\text{C/W}$
Θ_{JC}	Thermal resistance (junction to case)		8.86	8.95	22	$^\circ\text{C/W}$

AC Test Loads and Waveforms

Figure 1. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R_1	16667	1103	Ω
R_2	15385	1554	Ω
R_{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Note

12. Tested initially and after any design or process changes that may affect these parameters.


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[13]	Max	Unit
V_{DR}	V_{CC} for data retention		1.5	–	–	V
$I_{CCDR}^{[14]}$	Data retention current	$V_{CC} = 1.5\text{ V}$, $\overline{CE} \geq V_{CC} - 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	0.8	7	μA
$t_{CDR}^{[15]}$	Chip deselect to data retention time		0	–	–	ns
$t_R^{[16]}$	Operation recovery time	CY62148EV30LL-45	45	–	–	ns
		CY62148EV30LL-55	55	–	–	ns

Data Retention Waveform

Figure 2. Data Retention Waveform



Notes

13. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25\text{ }^\circ\text{C}$.
14. Chip Enable ($\overline{CE}$) must be HIGH at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
15. Tested initially and after any design or process changes that may affect these parameters.
16. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ or stable at $V_{CC(min)} \geq 100\text{ }\mu\text{s}$.

Switching Characteristics

Over the Operating Range

Parameter ^[17, 18]	Description	-45 (Industrial / Automotive-A)		-55 ^[19]		Unit
		Min	Max	Min	Max	
Read Cycle						
t _{RC}	Read cycle time	45	–	55	–	ns
t _{AA}	Address to data valid	–	45	–	55	ns
t _{OHA}	Data hold from address change	10	–	10	–	ns
t _{ACE}	$\overline{CE}$ LOW to data valid	–	45	–	55	ns
t _{DOE}	$\overline{OE}$ LOW to data valid	–	22	–	25	ns
t _{LZOE}	$\overline{OE}$ LOW to Low Z ^[20]	5	–	5	–	ns
t _{HZOE}	$\overline{OE}$ HIGH to High Z ^[20, 21]	–	18	–	20	ns
t _{LZCE}	$\overline{CE}$ LOW to Low Z ^[20]	10	–	10	–	ns
t _{HZCE}	$\overline{CE}$ HIGH to High Z ^[20, 21]	–	18	–	20	ns
t _{PU}	$\overline{CE}$ LOW to power up	0	–	0	–	ns
t _{PD}	$\overline{CE}$ HIGH to power down	–	45	–	55	ns
Write Cycle ^[22, 23]						
t _{WC}	Write cycle time	45	–	55	–	ns
t _{SCE}	$\overline{CE}$ LOW to write end	35	–	40	–	ns
t _{AW}	Address setup to write end	35	–	40	–	ns
t _{HA}	Address hold from write end	0	–	0	–	ns
t _{SA}	Address setup to write start	0	–	0	–	ns
t _{PWE}	$\overline{WE}$ pulse width	35	–	40	–	ns
t _{SD}	Data setup to write end	25	–	25	–	ns
t _{HD}	Data hold from write end	0	–	0	–	ns
t _{HZWE}	$\overline{WE}$ LOW to High Z ^[20, 21]	–	18	–	20	ns
t _{LZWE}	$\overline{WE}$ HIGH to Low Z ^[20]	10	–	10	–	ns

Notes

17. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
18. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 1 on page 5.
19. SOIC package is available only in 55 ns speed bin.
20. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
21. t_{HZOE} , t_{HZCE} , and t_{HZWE} transitions are measured when the output enter a high impedance state.
22. The internal write time of the memory is defined by the overlap of $\overline{WE}$, $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
23. The minimum write cycle pulse width for Write Cycle No. 3 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) should be equal to the sum of t_{SD} and t_{HZWE} .

Switching Waveforms

Figure 3. Read Cycle No. 1 (Address Transition Controlled) [24, 25]




Figure 4. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled) [25, 26]





Figure 5. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write) [27, 28]



Notes

- 24. Device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CE}} = V_{\text{IL}}$.
- 25. $\overline{\text{WE}}$ is HIGH for read cycles.
- 26. Address valid before or similar to $\overline{\text{CE}}$ transition LOW.
- 27. Data I/O is high impedance if $\overline{\text{OE}} = V_{\text{IH}}$.
- 28. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.
- 29. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 6. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [30, 31]





Figure 7. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [31, 32]



Notes

- 30. Data I/O is high impedance if $\overline{\text{OE}} = V_{\text{IL}}$.
- 31. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.
- 32. The minimum write cycle pulse width should be equal to the sum of t_{SD} and t_{HZWE} .
- 33. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table

$\overline{\text{CE}}$ ^[34]	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power down	Standby (I_{SB})
L	H	L	Data out	Read	Active (I_{CC})
L	H	H	High Z	Output disabled	Active (I_{CC})
L	L	X	Data in	Write	Active (I_{CC})

Note


³⁴. Chip enable must be at CMOS levels (not floating). Intermediate voltage levels on this pin is not permitted.

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62148EV30LL-45BVI	51-85149	36-ball VFBGA	Industrial
	CY62148EV30LL-45BVXI	51-85149	36-ball VFBGA (Pb-free)	
	CY62148EV30LL-45ZSXI	51-85095	32-pin TSOP II (Pb-free)	
	CY62148EV30LL-45ZSXA	51-85095	32-pin TSOP II (Pb-free)	Automotive-A
55	CY62148EV30LL-55SXI	51-85081	32-pin SOIC (Pb-free)	Industrial


Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagrams


Figure 8. 36-ball VFBGA (6 × 8 × 1.0 mm) BV36A Package Outline, 51-85149



51-85149 *F

Package Diagrams (continued)


Figure 9. 32-pin TSOP II (20.95 × 11.76 × 1.0 mm) ZS32 Package Outline, 51-85095



51-85095 *D

Package Diagrams (continued)

Figure 10. 32-pin SOIC (450 Mils) S32.45/SZ32.45 Package Outline, 51-85081



51-85081 *E

Acronyms

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
CMOS	Complementary Metal Oxide Semiconductor
$\overline{\text{CE}}$	Chip Enable
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
μA	microampere
mA	milliampere
ns	nanosecond
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62148EV30 MoBL®, 4-Mbit (512 K × 8) Static RAM
Document Number: 38-05576

Region	ECN	Submission Date	Orig. of Change	Description of Change
**	223225	See ECN	AJU	New data sheet.
*A	247373	See ECN	SYT	Changed status from Advance Information to Preliminary. Updated Operating Range (Updated Note 7 (Changed V_{CC} stabilization time from 100 μs to 200 μs)). Updated Data Retention Characteristics (Changed maximum value of I_{CCDR} parameter from 2.0 μA to 2.5 μA, changed minimum value of t_R parameter from 100 μs to t_{RC} ns). Updated Switching Characteristics (Changed minimum value of t_{OHA} parameter from 6 ns to 10 ns for both 35 ns and 45 ns speed bin, changed maximum value of t_{DOE} parameter from 15 ns to 18 ns for 35 ns speed bin, changed maximum value of t_{HZOE}, t_{HZWE} parameters from 12 ns to 15 ns for 35 ns speed bin and 15 ns to 18 ns for 45 ns speed bin, changed minimum value of t_{SCE} from 25 ns to 30 ns for 35 ns speed bin and 40 ns to 35 ns for 45 ns speed bin, changed maximum value of t_{HZCE} parameter from 12 ns to 18 ns for 35 ns speed bin and 15 ns to 22 ns for 45 ns speed bin, changed minimum value of t_{SD} parameter from 15 ns to 18 ns for 35 ns speed bin and 20 ns to 22 ns for 45 ns speed bin). Updated Ordering Information (Changed to include Pb-free Packages).
*B	414807	See ECN	ZSD	Changed status from Preliminary to Final. Changed the address of Cypress Semiconductor Corporation on page #1 from "3901 North First Street" to "198 Champion Court". Updated Features (Removed 35 ns speed bin). Updated Pin Configuration (Changed ball C3 from DNU to NC, removed the Note "DNU pins have to be left floating or tied to V_{SS} to ensure proper application." and its reference, added 32-pin SOIC pinout). Updated Electrical Characteristics (Removed "L" version of CY62148EV30, changed maximum value of I_{CC} parameter from 2 mA to 2.5 mA and typical value of I_{CC} parameter from 1.5 mA to 2 mA at $f = 1$ MHz, changed typical value of I_{CC} parameter from 12 mA to 15 mA at $f = f_{max}$, changed typical value of I_{SB1} and I_{SB2} parameters from 0.7 μA to 1 μA and maximum value of I_{SB1} and I_{SB2} parameters from 2.5 μA to 7 μA). Updated AC Test Loads and Waveforms (Changed the AC test load capacitance value from 50 pF to 30 pF). Updated Data Retention Characteristics (Changed maximum value of I_{CCDR} parameter from 2.5 μA to 7 μA, added typical value of I_{CCDR} parameter). Updated Switching Characteristics (Changed minimum value of t_{LZOE} parameter from 3 ns to 5 ns, changed minimum value of t_{LZCE} and t_{LZWE} parameters from 6 ns to 10 ns, changed maximum value of t_{HZCE} parameter from 22 ns to 18 ns, changed minimum value of t_{PWE} parameter from 30 ns to 35 ns, changed minimum value of t_{SD} from 22 ns to 25 ns). Updated Ordering Information (Updated part numbers and replaced the Package Name column with Package Diagram). Updated Package Diagrams (Updated 36-pin VFBGA from *B to *C, added 32-pin SOIC package diagram (Figure 10)).
*C	464503	See ECN	NXR	Updated Product Portfolio (Included Automotive Range). Updated Operating Range (Included Automotive Range). Updated Electrical Characteristics (Included Automotive Range). Updated Data Retention Characteristics (Included Automotive Range). Updated Switching Characteristics (Included Automotive Range). Updated Ordering Information (Updated part numbers (Included Automotive parts and their related information)).

Document History Page (continued)

Document Title: CY62148EV30 MoBL®, 4-Mbit (512 K × 8) Static RAM
Document Number: 38-05576

Region	ECN	Submission Date	Orig. of Change	Description of Change
*D	833080	See ECN	VKN	Updated Electrical Characteristics (Added V_{IL} parameter for SOIC package, added Note 10 and referred the same note in the maximum value of V_{IL} parameter for SOIC package).
*E	890962	See ECN	VKN	Updated Features (Added Note 1 and referred the same note in 32-pin SOIC package). Updated Product Portfolio (Removed Automotive Range). Updated Operating Range (Removed Automotive Range). Updated Electrical Characteristics (Removed Automotive Range, added Note 11 and referred the same note in I_{SB2} parameter). Updated Data Retention Characteristics (Removed Automotive Range). Updated Switching Characteristics (Removed Automotive Range). Updated Switching Characteristics (Added values for all parameters for 55 ns Industrial range). Updated Ordering Information (Updated part numbers).
*F	987940	See ECN	VKN	Updated Electrical Characteristics (Changed maximum value of V_{OL} parameter from 0.4 V to 0.2 V for Industrial Range at $I_{OL} = 0.1$ mA, changed maximum value of V_{IL} parameter from 0.6 V to 0.4 V for Industrial Range, SOIC package at $V_{CC} = 2.2$ V to 2.7 V, updated Note 10, updated Note 11 (made the note applicable for both I_{SB2} and I_{CCDR} parameters).
*G	2548575	08/05/08	NXR	Updated Features (Included Automotive-A Range). Updated Product Portfolio (Included Automotive-A Range). Updated Operating Range (Included Automotive-A Range). Updated Electrical Characteristics (Included Automotive-A Range). Updated Data Retention Characteristics (Included Automotive-A Range). Updated Switching Characteristics (Included Automotive-A Range). Updated Ordering Information (Updated part numbers (Included Automotive-A parts and their related information)).
*H	2769239	09/25/09	VKN / AESA	Updated Ordering Information (Updated part numbers).
*I	2944332	06/04/2010	VKN	Updated Truth Table (Added Note 34 and referred the same note in CE column). Updated Package Diagrams .
*J	3007403	08/13/2010	AJU	Added Ordering Code Definitions . Updated in new template.
*K	3110202	12/14/2010	PRAS	Updated Logic Block Diagram . Updated Ordering Code Definitions .
*L	3302901	07/06/2011	RAME	Updated Functional Description (Removed the reference of AN1064). Updated Ordering Code Definitions . Updated Package Diagrams (51-85095). Updated all the notes. Updated in new template.
*M	3363097	09/07/2011	AJU	Updated Data Retention Characteristics (Corrected Note cross-reference for I_{CCDR} parameter (Added Note 14 and referred the same note in I_{CCDR} parameter)). Updated Package Diagrams (Updated 36-ball VFBGA and 32-pin SOIC package specs).
*N	3546715	03/09/2012	TAVA	Updated Electrical Characteristics (Updated Note 10 (Removed the line “Refer to AN13470 for details”).).
*O	3733339	09/04/2012	JISH	Minor text edits. Sunset review.

Document History Page (continued)

Document Title: CY62148EV30 MoBL®, 4-Mbit (512 K × 8) Static RAM Document Number: 38-05576				
Region	ECN	Submission Date	Orig. of Change	Description of Change
*P	4102967	08/23/2013	VINI	Updated Switching Characteristics : Added Note 17 and referred the same note in "Parameter" column. Updated Package Diagrams : spec 51-85081 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*Q	4307881	04/09/2014	NILE	Updated Switching Characteristics : Updated description of t _{PD} parameter (Replaced "CE HIGH to power up" with "CE HIGH to power down").
*R	4576526	11/21/2014	NILE	Updated Functional Description : Added "For a complete list of related 1documentation, click here. " at the end. Updated Switching Characteristics : Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms : Added Note 32 and referred the same note in Figure 7 .
*S	4802206	06/18/2015	NILE	Updated Package Diagrams : spec 51-85149 – Changed revision from *E to *F. spec 51-85095 – Changed revision from *B to *D. Updated to new template.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

[psoc.cypress.com/solutions](#)
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.