SCLS393P - APRIL 1998 - REVISED OCTOBER 2013

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

Check for Samples: SN54LV123A, SN74LV123A

FEATURES


- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 11 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class 11


DESCRIPTION


The 'LV123A devices are dual retriggerable monostable multivibrators designed for 2-V to 5.5-V $V_{\rm CC}$ operation.

These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the \overline{A} input is low, and the B input goes high. In the second method, the B input is high, and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and $R_{\text{ext}}/C_{\text{ext}}$ (positive) and an external resistor connected between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . To obtain variable pulse durations, connect an external variable resistance between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . The output pulse duration also can be reduced by taking $\overline{\text{CLR}}$ low.







NC - No internal connection

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION (CONTINUED)

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking CLR low. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

During power up, Q outputs are in the low state, and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Pin assignments for these devices are identical to those of the 'AHC123A and 'AHCT123A devices for interchangeability, when allowed.

Table 1. FUNCTION TABLE (EACH MULTIVIBRATOR)

	INPUTS	OUT	PUTS	
CLR	Ā	В	Q	Q
L	X	X	L	Н
X	Н	X	L ⁽¹⁾	H ⁽¹⁾
X	Χ	L	L ⁽¹⁾	H ⁽¹⁾
Н	L	↑	Л	Т
Н	\downarrow	Н	Л	Т
↑	L	Н	Л	T

(1) These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

Figure 1.
LOGIC DIAGRAM, EACH MULTIVIBRATOR (POSITIVE LOGIC)







Figure 2. INPUT/OUTPUT TIMING DIAGRAM





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
V_{I}	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in t	he high-impedance or power-off state (2)	-0.5	7	V
Vo	Output voltage range in the high or low	state ⁽²⁾ (3)	-0.5	V _{CC} + 0.5	V
Vo	Output voltage range in power-off state	(2)	-0.5	7	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
lok	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GNE)		±50	mA
		D package		73	
		DB package		82	
0	Dealtons thermal impedance	DBV package		120	°C/W
θ_{JA}	Package thermal impedance	NS package		64	C/VV
		PW package		108	
		RGY package		39	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value is limited to 5.5 V maximum.



RECOMMENDED OPERATING CONDITIONS(1)

			SN54LV1	123A ⁽²⁾	SN74LV12	23A	LINUT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
\	High lavel innet cale	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{\rm CC} \times 0.7$		$V_{CC} \times 0.7$		V
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		V _{CC} × 0.7		
		$V_{CC} = 2 V$		0.5		0.5	
	Lave lavel inner treatens	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	_{CC} × 0.3	
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	V	_{CC} × 0.3	V
		V _{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$	V	_{CC} × 0.3	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	V_{CC}	0	V_{CC}	V
		V _{CC} = 2 V		-50		-50	μΑ
ı	High lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		-2		-2	
l _{OH}	High-level output current	V_{CC} = 3 V to 3.6 V		-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
D	External timing registeres	$V_{CC} = 2 V$	5		5		kΩ
R _{ext}	External timing resistance	V _{CC} ≥ 3 V	1		1		K12
C _{ext}	External timing capacitance		No resti	riction	No restrict	ion	pF
Δt/ΔV _{CC}	Power-up ramp rate		1		1		ms/V
T _A	Operating free-air temperature		-40	125	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Preview



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V _{cc}		to 125°(LV123A ⁽¹			C to 85° 4LV123		-40°0	mmen C to 12 4LV12	5°C	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V _{CC} – 0.1			V _{CC} – 0.1			
V _{OH}		$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			2			V
		$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			2.48			
		I _{OH} = −12 mA	4.5 V	3.8			3.8			3.8			
		$I_{OL} = 50 \mu A$	2 V to 5.5 V			0.1			0.1			0.1	
.,		I _{OL} = 2 mA	2.3 V			0.4			0.4			0.4	V
V _{OL}		I _{OL} = 6 mA	3 V			0.44			0.44			0.44	V
		I _{OL} = 12 mA	4.5 V			0.55			0.55			0.55	
	R _{ext} /C _{ext} (2)	V _I = 5.5 V or GND	5.5 V			±2.5			±2.5			±25	
I_{\parallel}	A, B, and	V F F V or CND	0 V			±1			±1			±1	μΑ
	CLR	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V			±1			±1			±1	
I _{CC}	Quiescent	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20			20	μΑ
			3 V			280			280			280	
I_{CC}	Active state (per circuit)	$V_I = V_{CC}$ or GND, $R_{ext}/C_{ext} = 0.5 V_{CC}$	4.5 V			650			650			650	μΑ
	(po. c.rount)	· · extr Cext CC	5.5 V			975			975			975	
I _{off}		V_I or $V_O = 0$ to 5.5 V	0 V						5			5	μΑ
0		V V or CND	3.3 V		1.9			1.9			1.9		~F
Ci	C _i	$V_I = V_{CC}$ or GND	5 V		1.9			1.9			1.9		pF

⁽¹⁾ Product Preview

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 3)

	PARAMET	ER	TEST CONDITIONS		T _A = 2	-55°C to 125°C SN54LV123A ⁽¹⁾		-40°C to 85°C SN74LV123A		-40°C to 125°C SN74LV123A		UNIT	
					MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	Dulas duration	CLR			6		6.5		6.5		6.5		
ı _w	Pulse duration	A or B trigger			6		6.5		6.5		6.5		ns
	t _{rr} Pulse retrigger time		D 110	C _{ext} = 100 pF	See ⁽²⁾	94	See ⁽²⁾		See ⁽²⁾		See ⁽²⁾		ns
ι _{rr}	Puise reingger iim	ie	$R_{\rm ext} = 1 \text{ k}\Omega$	$C_{ext} = 0.01 \mu F$	See ⁽²⁾	2	See ⁽²⁾		See ⁽²⁾		See ⁽²⁾		μs

⁽¹⁾ Product Preview

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)

	PARAMETER		RAMETER TEST CONDITIONS		T _A = 25°C		-55°C to 125°C SN54LV123A ⁽¹⁾				-40°C to 125°C SN74LV123A		UNIT
					MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse duration	CLR			5		5		5		5		200
t _w	Fuise duration	A or B trigger			5		5		5		5		ns
	r, Pulse retrigger time		P - 1 kO	C _{ext} = 100 pF	See ⁽²⁾	76	See ⁽²⁾		See ⁽²⁾		See ⁽²⁾		ns
t _{rr}	Fuise retrigger ti	ille	$R_{ext} = 1 k\Omega$	$C_{ext} = 0.01 \mu F$	See ⁽²⁾	1.8	See ⁽²⁾		See (2)		See (2)		μs

¹⁾ Product Preview

⁽²⁾ This test is performed with the terminal in the off-state condition.

⁽²⁾ See etriggering data in the Application Information section

⁽²⁾ See retriggering data in the Application Information section

TIMING REQUIREMENTS

over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 3)

	PARAM	ETER	TEST	CONDITIONS	T _A = 25°C					-40°C to 125°C SN74LV123A		UNIT	
					MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse	CLR			5		5		5		5		20
ı _w	duration	A or B trigger			5		5		5		5		ns
	Dulas retriages time		$R_{ext} = 1 k\Omega$	C _{ext} = 100 pF	See ⁽²⁾	59	See ⁽²⁾		See ⁽²⁾		See ⁽²⁾		ns
t _{rr}	Pulse retrigger	ulse retrigger time		C _{ext} = 0.01 μF	See ⁽²⁾	1.5	See ⁽²⁾		See ⁽²⁾		See ⁽²⁾		μs

⁽¹⁾ Product Preview

⁽²⁾ See retriggering data in the Application Information section



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETE R	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A = 25	°C	-55°C to SN54LV1		-40° 85' SN74L	°C	-40°C to SN74LV		UNIT
				MIN TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	A or B	Q or Q		14.5	31.4 ⁽²⁾	1 (2)	37 ⁽²⁾	1	37	1	37	
t _{pd}	CLR	Q or \overline{Q}	$C_L = 15 pF$	13	25 ⁽²⁾	1 (2)	29.5 ⁽²⁾	1	29.5	1	29.5	ns
	CLR trigger	Q or $\overline{\mathbb{Q}}$		15.1	33.4 ⁽²⁾	1 (2)	39 ⁽²⁾	1	39	1	39	
	Ā or B	Q or \overline{Q}		16.6	36	1	42	1	42	1	42	
t _{pd}	CLR	Q or $\overline{\mathbb{Q}}$	$C_L = 50 pF$	14.7	32.8	1	34.5	1	34.5	1	34.5	ns
	CLR trigger	Q or $\overline{\mathbb{Q}}$		17.4	38	1	44	1	44	1	44	
			C_L = 50 pF C_{ext} = 28 pF R_{ext} = 2 k Ω	197	260		320		320		320	ns
t _w (3)		Q or \overline{Q}	C_L = 50 pF C_{ext} = 0.01 µF R_{ext} = 10 k Ω	90 100	110	90	110	90	110	90	110	μs
		C _L = C _{ext} = R _{ext} =		0.9 1	1.1	0.9	1.1	0.9	1.1	0.9	1.1	ms
$\Delta t_w^{(4)}$			C _L = 50 pF	±1								%

Product Preview (1)

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TEST I _A = 25°C		–55°C to 125°C SN54LV123A ⁽¹⁾		-40°C to 85°C SN74LV123A		-40°C to 125°C SN74LV123A		UNIT
				MIN TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Ā or B	Q or $\overline{\mathbb{Q}}$		10.2	20.6(2)	1 (2)	24(2)	1	24	1	24	
t _{pd}	CLR	Q or $\overline{\mathbb{Q}}$	C _L = 15 pF	9.3	15.8 ⁽²⁾	1 ⁽²⁾	18.5 ⁽²⁾	1	18.5	1	18.5	ns
	CLR trigger	Q or $\overline{\mathbb{Q}}$		10.6	22.4(2)	1 ⁽²⁾	26 ⁽²⁾	1	26	1	26	
	A or B	Q or $\overline{\mathbb{Q}}$		11.8	24.1	1	27.5	1	27.5	1	27.5	
t _{pd}	CLR	Q or $\overline{\mathbb{Q}}$	$C_L = 50 pF$	10.5	19.3	1	22	1	22	1	22	ns
	CLR trigger	Q or Q		12.3	25.9	1	29.5	1	29.5	1	29.5	
			$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 28 \text{ pF}$ $R_{\text{ext}} = 2 \text{ k}\Omega$	182	240		300		300		300	ns
t _w ⁽³⁾		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF}$ $C_{ext} = 0.01 \mu\text{F}$ $R_{ext} = 10 k\Omega$	90 100	110	90	110	90	110	90	110	μs
			$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 0.1 \mu\text{F}$ $R_{\text{ext}} = 10 k\Omega$	0.9 1	1.1	0.9	1.1	0.9	1.1	0.9	1.1	ms
$\Delta t_{w}^{(4)}$	·	· ·	C _L = 50 pF	±1		<u> </u>						%

Product Preview

On products compliant to MIL-PRF-38535, this parameter is not production tested.

 t_w = Duration of pulse at Q and \overline{Q} outputs

⁽⁴⁾ $\Delta t_w = \text{Output pulse-duration variation (Q and } \overline{Q})$ between circuits in same package

On products compliant to MIL-PRF-38535, this parameter is not production tested. t_w = Duration of pulse at Q and \overline{Q} outputs

 $[\]Delta t_w$ = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A :	T _A = 25°C		-55°C to 125°C SN54LV123A ⁽¹⁾		-40°C to 85°C SN74LV123 A		-40°C to 125°C SN74LV123A		UNIT
				MIN T	ΥP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Ā or B	Q or \overline{Q}			7.1	12 ⁽²⁾	1 ⁽²⁾	14 ⁽²⁾	1	14	1	14	
t _{pd}	CLR	Q or Q	$C_1 = 15 pF$		6.5	9.4(2)	1 ⁽²⁾	11 ⁽²⁾	1	11	1	11	ns
чра	CLR trigger	Q or Q	ο[– 10 μ		7.4	12.9(2	1 ⁽²⁾	15 ⁽²⁾	1	15	1	15	110
	A or B	Q or $\overline{\mathbb{Q}}$			8.3	14	1	16	1	16	1	16	
t _{pd}	CLR	Q or $\overline{\mathbb{Q}}$	$C_L = 50 pF$		7.4	11.4	1	13	1	13	1	13	ns
t _{pd}	CLR trigger	Q or $\overline{\mathbb{Q}}$			8.7	14.9	1	17	1	17	1	17	Ī
			$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 28 \text{ pF}$ $R_{\text{ext}} = 2 \text{ k}\Omega$	1	167	200		240		240		240	ns
t _w ⁽³⁾		Q or Q	$C_L = 50 \text{ pF}$ $C_{\text{ext}} = 0.01 \mu\text{F}$ $R_{\text{ext}} = 10 k\Omega$	90 1	100	110	90	110	90	110	90	110	μs
			C_L = 50 pF C_{ext} = 0.1 μ F R_{ext} = 10 k Ω	0.9	1	1.1	0.9	1.1	0.9	1.1	0.9	1.1	ms
Δt _w ⁽⁴⁾			C _L = 50 pF		±1								%

Product Preview

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$


	PARAMETER	TEST C	V _{CC}	TYP	UNIT	
_	Davies dissipation consistence	0 50 - 5	f 40 MH-	3.3 V	44	F
C_{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	49	pF

On products compliant to MIL-PRF-38535, this parameter is not production tested.

 ⁽³⁾ t_w = Duration of pulse at Q and Q outputs
 (4) Δt_w = Output pulse-duration variation (Q and Q) between circuits in same package



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f = 3$ ns, $t_f = 3$ ns.
- C. The outputs are measured one at a time, with one input transition per measurement.


Figure 3. Load Circuit and Voltage Waveforms


OUTPUT PULSE DURATION



APPLICATION INFORMATION

Operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied.










Figure 6. Output Pulse Duration vs External Timing Capacitance






Figure 7. Variations in Output Pulse Duration vs Temperature












Figure 9.




Figure 11.



Caution In Use

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and Cext and Rext/Cext terminals as short as possible.

Power-Down Considerations

Large values of Cext can cause problems when powering down the 'LV123A devices because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{CC}$ y Cext/30 mA. For example, if $V_{CC} = 5$ V and Cext = 15 pF, the V_{CC} supply must turn off no faster than t = (5 V) y (15 pF)/30 mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V_{CC} to zero occurs, the 'LV123A devices can sustain damage. To avoid this possibility, use external clamping diodes.

Output Pulse Duration

The output pulse duration, t_w , is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T). The timing components are connected as shown in Figure 12.




Figure 12. Timing-Component Connections

The pulse duration is given by:

$$t_w = K \times R_T \times C_T$$
 (1)
if C_T is .1000 pF, K = 1.0 or
if C_T is <1000 pF, K can be determined from Figure 10

where:

tw = pulse duration in ns

 R_T = external timing resistance in $k\Omega$

C_T = external capacitance in pF

K = multiplier factor

Equation 1 and Figure 5 can be used to determine values for pulse duration, external resistance, and external capacitance.

Retriggering Data

The minimum input retriggering time (t_{MIR}) is the minimum time required after the initial signal before retriggering the input. After t_{MIR} , the device retriggers the output. Experimentally, it also can be shown that to retrigger the output pulse, the two adjacent input signals should be t_{MIR} apart, where $t_{MIR} = 0.30 \times t_{w}$. The retrigger pulse duration is calculated as shown in Figure 13.





Figure 13. Retrigger Pulse Duration

The minimum value from the end of the input pulse to the beginning of the retriggered output should be approximately 15 ns to ensure a retriggered output (see Figure 14).



 t_{MRT} = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output t_{MRT} = 15 ns

Figure 14. Input/Output Requirements



REVISION HISTORY

CI	hanges from Revision O (April 1998) to Revision P	Page
•	Updated document to new TI datasheet format - no specification changes.	1
•	Removed Ordering Information table.	2
•	Updated operating temperature range.	5





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV123AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV123A	Samples
SN74LV123APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV123A	Samples
SN74LV123ARGYR	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV123A	Samples
SN74LV123ARGYRG4	ACTIVE	VQFN	RGY	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV123A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PACKAGE OPTION ADDENDUM



10-Jun-2014

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV123A:

Automotive: SN74LV123A-Q1

Enhanced Product: SN74LV123A-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



PACKAGE OPTION ADDENDUM


10-Jun-2014


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Apr-2014


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV123ADBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV123ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV123ADR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV123ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV123ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV123APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV123APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV123APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV123APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV123ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

www.ti.com 29-Apr-2014




*All dimensions are nominal

All difficusions are nominal							•
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV123ADBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74LV123ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74LV123ADR	SOIC	D	16	2500	364.0	364.0	27.0
SN74LV123ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV123ADRG4	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV123APWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV123APWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74LV123APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV123APWT	TSSOP	PW	16	250	367.0	367.0	35.0
SN74LV123ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>