



CYPRESS

18-Mbit (512K x 36/1M x 18) Flow-Through SRAM

PRELIMINARY

CY7C1381DV25

CY7C1383DV25

Features

- Supports 133-MHz bus operations
- 512K x 36/1 Mbit x 18 common I/O
- 2.5V –5% and +10% core power supply (V_{DD})
- 2.5V I/O supply (V_{DDQ})
- Fast clock-to-output times
 - 6.5 ns (133-MHz version)
 - 8.5 ns (100-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Offered in JEDEC-standard lead-free 100-pin TQFP, 119-ball BGA and 165-ball fBGA packages
- JTAG boundary scan for BGA and fBGA packages
- “ZZ” Sleep Mode option

Functional Description^[1]

The CY7C1381DV25/CY7C1383DV25 are 2.5V, 512K x 36 and 1 Mbit x 18 Synchronous Flow-through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE₁), depth-expansion Chip Enables (CE₂ and CE₃^[2]), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW_X and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

The CY7C1381DV25/CY7C1383DV25 allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).



The CY7C1381DV25/CY7C1383DV25 operates from a +2.5V core power supply. All outputs also operate with a +2.5V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


Selection Guide

	133 MHz	100 MHz	Unit
Maximum Access Time	6.5	8.5	ns
Maximum Operating Current	210	175	mA
Maximum CMOS Standby Current	70	70	mA

Notes:

1. For best-practices recommendations, please refer to the Cypress application note *System Design Guidelines* on www.cypress.com.
2. CE₃, CE₂ are for TQFP and 165 fBGA package only. 119 BGA is offered only in 1 Chip Enable.

Logic Block Diagram – CY7C1381DV25 (512K x 36)

Logic Block Diagram – CY7C1383DV25 (1 Mbit x 18)


Pin Configurations
100-pin TQFP Pinout




Pin Configurations (continued)

119-ball BGA (1 Chip Enable with JTAG)

CY7C1381DV25 (512K x 36)

	1	2	3	4	5	6	7
A	V_{DDQ}	A	A	\overline{ADSP}	A	A	V_{DDQ}
B	NC	A	A	\overline{ADSC}	A	A	NC
C	NC	A	A	V_{DD}	A	A	NC
D	DQ_C	DQP_C	V_{SS}	NC	V_{SS}	DQP_B	DQ_B
E	DQ_C	DQ_C	V_{SS}	\overline{CE}_1	V_{SS}	DQ_B	DQ_B
F	V_{DDQ}	DQ_C	V_{SS}	\overline{OE}	V_{SS}	DQ_B	V_{DDQ}
G	DQ_C	DQ_C	\overline{BW}_C	\overline{ADV}	\overline{BW}_B	DQ_B	DQ_B
H	DQ_C	DQ_C	V_{SS}	GW	V_{SS}	DQ_B	DQ_B
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A
L	DQ_D	DQ_D	\overline{BW}_D	NC	\overline{BW}_A	DQ_A	DQ_A
M	V_{DDQ}	DQ_D	V_{SS}	\overline{BWE}	V_{SS}	DQ_A	V_{DDQ}
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ_A
P	DQ_D	DQP_D	V_{SS}	A0	V_{SS}	DQP_A	DQ_A
R	NC	A	MODE	V_{DD}	NC	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

CY7C1383DV25 (1 Mbit x 18)

	1	2	3	4	5	6	7
A	V_{DDQ}	A	A	\overline{ADSP}	A	A	V_{DDQ}
B	NC	A	A	\overline{ADSC}	A	A	NC
C	NC	A	A	V_{DD}	A	A	NC
D	DQ_B	NC	V_{SS}	NC	V_{SS}	DQP_A	NC
E	NC	DQ_B	V_{SS}	\overline{CE}_1	V_{SS}	NC	DQ_A
F	V_{DDQ}	NC	V_{SS}	\overline{OE}	V_{SS}	DQ_A	V_{DDQ}
G	NC	DQ_B	\overline{BW}_B	\overline{ADV}	NC	NC	DQ_A
H	DQ_B	NC	V_{SS}	GW	V_{SS}	DQ_A	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQ_B	V_{SS}	CLK	V_{SS}	NC	DQ_A
L	DQ_B	NC	NC	NC	\overline{BW}_A	DQ_A	NC
M	V_{DDQ}	DQ_B	V_{SS}	\overline{BWE}	V_{SS}	NC	V_{DDQ}
N	DQ_B	NC	V_{SS}	A1	V_{SS}	DQ_A	NC
P	NC	DQP_B	V_{SS}	A0	V_{SS}	NC	DQ_A
R	NC	A	MODE	V_{DD}	NC	A	NC
T	NC	A	A	NC	A	A	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}

Pin Configurations (continued)
**165-ball fBGA (3 Chip Enable)
CY7C1381DV25 (512K x 36)**

	1	2	3	4	5	6	7	8	9	10	11
A	NC / 288M	A	\overline{CE}_1	\overline{BW}_C	\overline{BW}_B	\overline{CE}_3	\overline{BWE}	\overline{ADSC}	\overline{ADV}	A	NC
B	NC	A	CE_2	\overline{BW}_D	\overline{BW}_A	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A	NC / 144M
C	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQP _B
D	DQ _C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _B	DQ _B
E	DQ _C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _B	DQ _B
F	DQ _C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _B	DQ _B
G	DQ _C	DQ _C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _B	DQ _B
H	NC	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ _D	DQ _D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	DQ _A
K	DQ _D	DQ _D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	DQ _A
L	DQ _D	DQ _D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	DQ _A
M	DQ _D	DQ _D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	DQ _A
N	DQP _D	NC	V_{DDQ}	V_{SS}	NC	A	NC	V_{SS}	V_{DDQ}	NC	DQP _A
P	NC	NC / 72M	A	A	TDI	A1	TDO	A	A	A	A
R	MODE	NC / 36M	A	A	TMS	A0	TCK	A	A	A	A

CY7C1383DV25 (1 Mbit x 18)

	1	2	3	4	5	6	7	8	9	10	11
A	NC / 288M	A	\overline{CE}_1	\overline{BW}_B	NC	\overline{CE}_3	BWE	\overline{ADSC}	\overline{ADV}	A	A
B	NC	A	CE_2	NC	\overline{BW}_A	CLK	\overline{GW}	\overline{OE}	\overline{ADSP}	A	NC / 144M
C	NC	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQP _A
D	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ _A
E	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ _A
F	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ _A
G	NC	DQ _B	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ _A
H	V_{SS}	NC	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
K	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
L	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
M	DQ _B	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ _A	NC
N	DQP _B	NC	V_{DDQ}	V_{SS}	NC	A	NC	V_{SS}	V_{DDQ}	NC	NC
P	NC	NC / 72M	A	A	TDI	A1	TDO	A	A	A	A
R	MODE	NC / 36M	A	A	TMS	A0	TCK	A	A	A	A

Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input-Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE ₁ , CE ₂ , and CE ₃ ^[2] are sampled active. A _[1:0] feed the 2-bit counter.
BW _A , BW _B , BW _C , BW _D	Input-Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input-Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW _[A:D] and BWE).
CLK	Input-Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input-Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ ^[2] to select/deselect the device. ADSP is ignored if CE ₁ is HIGH. CE ₁ is sampled only when a new external address is loaded.
CE ₂	Input-Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ ^[2] to select/deselect the device. CE ₂ is sampled only when a new external address is loaded.
CE ₃ ^[2]	Input-Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device. CE ₃ is sampled only when a new external address is loaded.
OE	Input-Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input-Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input-Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ADSP is ignored when CE ₁ is deasserted HIGH
ADSC	Input-Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE	Input-Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input-Asynchronous	ZZ “sleep” Input, active HIGH. When asserted HIGH places the device in a non-time-critical “sleep” condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQ _S	I/O-Synchronous	Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQ _S and DQP _X are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP _X	I/O-Synchronous	Bidirectional Data Parity I/O Lines. Functionally, these signals are identical to DQ _S . During write sequences, DQP _X is controlled by BW _X correspondingly.
MODE	Input-Static	Selects Burst Order. When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.

Pin Definitions (continued)

Name	I/O	Description
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V_{SS}	Ground	Ground for the core of the device.
V_{SSQ}	I/O Ground	Ground for the I/O circuitry.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages.
TDI	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V_{DD} through a pull-up resistor. This pin is not available on TQFP packages.
TMS	JTAG serial input Synchronous	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V_{DD} . This pin is not available on TQFP packages.
TCK	JTAG-Clock	Clock input to the JTAG circuitry. If the JTAG feature is not being utilized, this pin must be connected to V_{SS} . This pin is not available on TQFP packages.
NC	-	No Connects. Not internally connected to the die. 36 Mbit, 72 Mbit, 144 Mbit and 288 Mbit are address expansion pins are not internally connected to the die.
V_{SS}/DNU	Ground/DNU	This pin can be connected to Ground or should be left floating.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

The CY7C1381DV25 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW_X) inputs. A Global Write Enable (GW) overrides all Byte Write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects (\overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 ^[2]) and an asynchronous Output Enable (OE) provide for easy bank selection and output tri-state control. ADSP is ignored if CE_1 is HIGH.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) CE_1 , CE_2 , and CE_3 ^[2] are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to

the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the OE input is asserted LOW, the requested data will be available at the data outputs a maximum to t_{CDV} after clock rise. ADSP is ignored if CE_1 is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) CE_1 , CE_2 , CE_3 ^[2] are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BW_X) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte Writes are allowed. All I/Os are tri-stated during a Byte Write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1) CE_1 , CE_2 , and CE_3 ^[2] are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted HIGH, and (4) the write input signals (GW, BWE, and BW_X) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to DQ_X will be written into the specified address location. Byte writes are allowed. All I/Os are tri-stated when a write is detected, even a Byte Write. Since this is a common I/O device, the asynchronous OE input

signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1381DV25 provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by A_[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE unconnected will cause the device to default to a interleaved burst sequence.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Sleep mode standby current	ZZ \geq V _{DD} - 0.2V		80	mA
t _{ZZS}	Device operation to ZZ	ZZ \geq V _{DD} - 0.2V		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ \leq 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE₁, CE₂, CE₃^[2], ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Truth Table^[3, 4, 5, 6, 7]

Cycle Description	Address Used	\overline{CE}_1	\overline{CE}_2	\overline{CE}_3	ZZ	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\overline{WRITE}	\overline{OE}	CLK	DQ
Deselected Cycle, Power-down	None	H	X	X	L	X	L	X	X	X	L-H	Tri-State
Deselected Cycle, Power-down	None	L	L	X	L	L	X	X	X	X	L-H	Tri-State
Deselected Cycle, Power-down	None	L	X	H	L	L	X	X	X	X	L-H	Tri-State
Deselected Cycle, Power-down	None	L	L	X	L	H	L	X	X	X	L-H	Tri-State
Deselected Cycle, Power-down	None	X	X	X	L	H	L	X	X	X	L-H	Tri-State
Sleep Mode, Power-down	None	X	X	X	H	X	X	X	X	X	X	Tri-State
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	H	L-H	Tri-State
Write Cycle, Begin Burst	External	L	H	L	L	H	L	X	L	X	L-H	D
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	Tri-State
Write Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
Write Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	Tri-State
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	Tri-State
Write Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
Write Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

Partial Truth Table for Read/Write^[3, 8]

Function (CY7C1381DV25)	\overline{GW}	\overline{BWE}	\overline{BW}_D	\overline{BW}_C	\overline{BW}_B	\overline{BW}_A
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte A (DQ _A , DQP _A)	H	L	H	H	H	L
Write Byte B (DQ _B , DQP _B)	H	L	H	H	L	H
Write Bytes A, B (DQ _A , DQ _B , DQP _A , DQP _B)	H	L	H	H	L	L
Write Byte C (DQ _C , DQP _C)	H	L	H	L	H	H
Write Bytes C, A (DQ _C , DQ _A , DQP _C , DQP _A)	H	L	H	L	H	L
Write Bytes C, B (DQ _C , DQ _B , DQP _C , DQP _B)	H	L	H	L	L	H

Notes:

3. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
4. $\overline{WRITE} = L$ when any one or more Byte Write Enable signals and $\overline{BWE} = L$ or $\overline{GW} = L$. $\overline{WRITE} = H$ when all Byte write enable signals, \overline{BWE} , $\overline{GW} = H$.
5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
6. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_X. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
7. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
8. Table only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid. Appropriate write will be done based on which byte write is active.

Partial Truth Table for Read/Write (continued)^[3, 8]

Function (CY7C1381DV25)	\overline{GW}	\overline{BWE}	\overline{BW}_D	\overline{BW}_C	\overline{BW}_B	\overline{BW}_A
Write Bytes C, B, A (DQ _C , DQ _B , DQ _A , DQP _C , DQP _B , DQP _A)	H	L	H	L	L	L
Write Byte D (DQ _D , DQP _D)	H	L	L	H	H	H
Write Bytes D, A (DQ _D , DQ _A , DQP _D , DQP _A)	H	L	L	H	H	L
Write Bytes D, B (DQ _D , DQ _B , DQP _D , DQP _B)	H	L	L	H	L	H
Write Bytes D, B, A (DQ _D , DQ _B , DQ _A , DQP _D , DQP _B , DQP _A)	H	L	L	H	L	L
Write Bytes D, B, DQ _B , DQP _D , DQP _B)	H	L	L	L	H	H
Write Bytes D, B, A (DQ _D , DQ _C , DQ _A , DQP _D , DQP _C , DQP _A)	H	L	L	L	H	L
Write Bytes D, C, A (DQ _D , DQ _B , DQ _A , DQP _D , DQP _B , DQP _A)	H	L	L	L	L	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

Truth Table for Read/Write^[3, 8]

Function (CY7C1383DV25)	\overline{GW}	\overline{BWE}	\overline{BW}_B	\overline{BW}_A
Read	H	H	X	X
Read	H	L	H	H
Write Byte A – (DQ _A and DQP _A)	H	L	H	L
Write Byte B – (DQ _B and DQP _B)	H	L	L	H
Write All Bytes	H	L	L	L
Write All Bytes	L	X	X	X


IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1381DV25/CY7C1383DV25 incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but doesn't have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V I/O logic levels.

The CY7C1381DV25/CY7C1383DV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram


The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see figure. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test

circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O

buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the in-

struction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.


The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing

TAP AC Switching Characteristics Over the Operating Range^[9, 10]

Parameter	Description	Min.	Max.	Unit
Clock				
t_{TCYC}	TCK Clock Cycle Time	50		ns
t_{TF}	TCK Clock Frequency		20	MHz
t_{TH}	TCK Clock HIGH time	25		ns
t_{TL}	TCK Clock LOW time	25		ns
Output Times				
t_{TDOV}	TCK Clock LOW to TDO Valid		5	ns
t_{TDOX}	TCK Clock LOW to TDO Invalid	0		ns
Set-up Times				
t_{TMSS}	TMS Set-up to TCK Clock Rise	5		ns
t_{TDIS}	TDI Set-up to TCK Clock Rise	5		ns
t_{CS}	Capture Set-up to TCK Rise	5		
Hold Times				
t_{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t_{TDIH}	TDI Hold after Clock Rise	5		ns
t_{CH}	Capture Hold after Clock Rise	5		ns


Notes:

9. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.

10. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.

2.5V TAP AC Test Conditions

Input pulse levels	V_{SS} to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

2.5V TAP AC Output Load Equivalent

TAP DC Electrical Characteristics And Operating Conditions

(0°C < TA < +70°C; $V_{DD} = 2.5V \pm 0.125V$ unless otherwise noted)^[11]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{OH1}	Output HIGH Voltage	$I_{OH} = -1.0$ mA, $V_{DDQ} = 2.5V$	2.0		V
V_{OH2}	Output HIGH Voltage	$I_{OH} = -100$ μ A, $V_{DDQ} = 2.5V$	2.1		V
V_{OL1}	Output LOW Voltage	$I_{OL} = 8.0$ mA, $V_{DDQ} = 2.5V$		0.4	V
V_{OL2}	Output LOW Voltage	$I_{OL} = 100$ μ A	$V_{DDQ} = 2.5V$	0.2	V
V_{IH}	Input HIGH Voltage		$V_{DDQ} = 2.5V$	$V_{DD} + 0.3$	V
V_{IL}	Input LOW Voltage		$V_{DDQ} = 2.5V$	-0.3	V
I_X	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$	-5	5	μ A

Identification Register Definitions

Instruction Field	CY7C1381DV25 (512K x 36)	CY7C1383DV25 (1 Mbit x 18)	Description
Revision Number (31:29)	000	000	Describes the version number
Device Depth (28:24)	01011	01011	Reserved for internal use
Device Width (23:18)	000001	000001	Defines memory type and architecture
Cypress Device ID (17:12)	100101	010101	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register

Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction Bypass	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	85	Boundary Scan Order (119-ball BGA package)
Boundary Scan Order (165-ball fBGA package)	89	Boundary Scan Order (165-ball fBGA package)

Note:

11. All voltages referenced to V_{SS} (GND).

Identification Codes

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

119-Ball BGA Boundary Scan Order^[12, 13]

CY7C1381DV25 (256K x 36)			
Bit#	Ball ID	Bit#	Ball ID
1	H4	44	E4
2	T4	45	G4
3	T5	46	A4
4	T6	47	G3
5	R5	48	C3
6	L5	49	B2
7	R6	50	B3
8	U6	51	A3
9	R7	52	C2
10	T7	53	A2
11	P6	54	B1
12	N7	55	C1
13	M6	56	D2
14	L7	57	E1
15	K6	58	F2
16	P7	59	G1
17	N6	60	H2
18	L6	61	D1
19	K7	62	E2
20	J5	63	G2
21	H6	64	H1
22	G7	65	J3
23	F6	66	K2
24	E7	67	L1
25	D7	68	M2
26	H7	69	N1
27	G6	70	P1
28	E6	71	K1
29	D6	72	L2
30	C7	73	N2
31	B7	74	P2
32	C6	75	R3
33	A6	76	T1
34	C5	77	R1
35	B5	78	T2
36	G5	79	L3
37	B6	80	R2
38	D4	81	T3
39	B4	82	L4
40	F4	83	N4
41	M4	84	P4
42	A5	85	Internal
43	K4		

Notes:

12. Balls which are NC (No Connect) are pre-set LOW.

13. Bit# 85 is pre-set HIGH.

CY7C1383DV25 (512K x 18)			
Bit#	Ball ID	Bit#	Ball ID
1	H4	44	E4
2	T4	45	G4
3	T5	46	A4
4	T6	47	G3
5	R5	48	C3
6	L5	49	B2
7	R6	50	B3
8	U6	51	A3
9	R7	52	C2
10	T7	53	A2
11	P6	54	B1
12	N7	55	C1
13	M6	56	D2
14	L7	57	E1
15	K6	58	F2
16	P7	59	G1
17	N6	60	H2
18	L6	61	D1
19	K7	62	E2
20	J5	63	G2
21	H6	64	H1
22	G7	65	J3
23	F6	66	K2
24	E7	67	L1
25	D7	68	M2
26	H7	69	N1
27	G6	70	P1
28	E6	71	K1
29	D6	72	L2
30	C7	73	N2
31	B7	74	P2
32	C6	75	R3
33	A6	76	T1
34	C5	77	R1
35	B5	78	T2
36	G5	79	L3
37	B6	80	R2
38	D4	81	T3
39	B4	82	L4
40	F4	83	N4
41	M4	84	P4
42	A5	85	Internal
43	K4		

165-Ball BGA Boundary Scan Order [12, 13]

CY7C1381DV25 (256K x 36)			
Bit #	Ball ID	Bit#	Ball ID
1	N6	37	A9
2	N7	38	B9
3	10N	39	C10
4	P11	40	A8
5	P8	41	B8
6	R8	42	A7
7	R9	43	B7
8	P9	44	B6
9	P10	45	A6
10	R10	46	B5
11	R11	47	A5
12	H11	48	A4
13	N11	49	B4
14	M11	50	B3
15	L11	51	A3
16	K11	52	A2
17	J11	53	B2
18	M10	54	C2
19	L10	55	B1
20	K10	56	A1
21	J10	57	C1
22	H9	58	D1
23	H10	59	E1
24	G11	60	F1
25	F11	61	G1
26	E11	62	D2
27	D11	63	E2
28	G10	64	F2
29	F10	65	G2
30	E10	66	H1
31	D10	67	H3
32	C11	68	J1
33	A11	69	K1
34	B11	70	L1
35	A10	71	M1
36	B10	72	J2

CY7C1381DV25 (256K x 36)	
Bit #	Ball ID
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

165-Ball BGA Boundary Scan Order ^[12, 13]

CY7C1383DV25 (512K x 18)			
Bit #	Ball ID	Bit #	Ball ID
1	N6	37	A9
2	N7	38	B9
3	10N	39	C10
4	P11	40	A8
5	P8	41	B8
6	R8	42	A7
7	R9	43	B7
8	P9	44	B6
9	P10	45	A6
10	R10	46	B5
11	R11	47	A5
12	H11	48	A4
13	N11	49	B4
14	M11	50	B3
15	L11	51	A3
16	K11	52	A2
17	J11	53	B2
18	M10	54	C2
19	L10	55	B1
20	K10	56	A1
21	J10	57	C1
22	H9	58	D1
23	H10	59	E1
24	G11	60	F1
25	F11	61	G1
26	E11	62	D2
27	D11	63	E2
28	G10	64	F2
29	F10	65	G2
30	E10	66	H1
31	D10	67	H3
32	C11	68	J1
33	A11	69	K1
34	B11	70	L1
35	A10	71	M1
36	B10	72	J2

CY7C1383DV25 (512K x 18)	
Bit #	Ball ID
73	K2
74	L2
75	M2
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied -55°C to $+125^{\circ}\text{C}$

Supply Voltage on V_{DD} Relative to GND -0.3V to $+3.6\text{V}$

DC Voltage Applied to Outputs
in Tri-State -0.5V to $V_{\text{DDQ}} + 0.5\text{V}$

DC Input Voltage -0.5V to $V_{\text{DD}} + 0.5\text{V}$

Current into Outputs (LOW) 20 mA

Static Discharge Voltage $> 2001\text{V}$
(per MIL-STD-883, Method 3015)

Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	V_{DD}	V_{DDQ}
Commercial	0°C to $+70^{\circ}\text{C}$	$2.5\text{V} \pm 5\%$	$2.5\text{V} - 5\%$ to V_{DD}
Industrial	-40°C to $+85^{\circ}\text{C}$		

Electrical Characteristics

 Over the Operating Range [14, 15]

Parameter	Description	Test Conditions		Min.	Max.	Unit
V_{DD}	Power Supply Voltage			2.375	2.625	V
V_{DDQ}	I/O Supply Voltage	$V_{\text{DDQ}} = 2.5\text{V}$		2.375	V_{DD}	V
V_{OH}	Output HIGH Voltage	$V_{\text{DDQ}} = 2.5\text{V}$, $V_{\text{DD}} = \text{Min.}$, $I_{\text{OH}} = -1.0$ mA		2.0		V
V_{OL}	Output LOW Voltage	$V_{\text{DDQ}} = 2.5\text{V}$, $V_{\text{DD}} = \text{Min.}$, $I_{\text{OL}} = 1.0$ mA			0.4	V
V_{IH}	Input HIGH Voltage ^[14]	$V_{\text{DDQ}} = 2.5\text{V}$		1.7	$V_{\text{DD}} + 0.3\text{V}$	V
V_{IL}	Input LOW Voltage ^[14]	$V_{\text{DDQ}} = 2.5\text{V}$		-0.3	0.7	V
I_x	Input Load	$\text{GND} \leq V_I \leq V_{\text{DDQ}}$		-5	5	μA
	Input Current of MODE	Input = V_{SS}		-5		μA
		Input = V_{DD}			30	μA
	Input Current of ZZ	Input = V_{SS}		-30		μA
		Input = V_{DD}			5	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq V_I \leq V_{\text{DD}}$, Output Disabled		-5	5	μA
I_{DD}	V_{DD} Operating Supply Current	$V_{\text{DD}} = \text{Max.}$, $I_{\text{OUT}} = 0$ mA, $f = f_{\text{MAX}} = 1/t_{\text{CYC}}$	7.5-ns cycle, 133 MHz		210	mA
			10-ns cycle, 100 MHz		175	mA
I_{SB1}	Automatic CE Power-down Current—TTL Inputs	Max. V_{DD} , Device Deselected, $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$, $f = f_{\text{MAX}}$, inputs switching	7.5-ns cycle, 133 MHz		140	mA
			10-ns cycle, 100 MHz		120	mA
I_{SB2}	Automatic CE Power-down Current—CMOS Inputs	Max. V_{DD} , Device Deselected, $V_{\text{IN}} \geq V_{\text{DD}} - 0.3\text{V}$ or $V_{\text{IN}} \leq 0.3\text{V}$, $f = 0$, inputs static	All speeds		70	mA
I_{SB3}	Automatic CE Power-down Current—CMOS Inputs	Max. V_{DD} , Device Deselected, $V_{\text{IN}} \geq V_{\text{DDQ}} - 0.3\text{V}$ or $V_{\text{IN}} \leq 0.3\text{V}$, $f = f_{\text{MAX}}$, inputs switching	7.5-ns cycle, 133 MHz		130	mA
			10-ns cycle, 100 MHz		110	mA
I_{SB4}	Automatic CE Power-down Current—TTL Inputs	Max. V_{DD} , Device Deselected, $V_{\text{IN}} \geq V_{\text{DD}} - 0.3\text{V}$ or $V_{\text{IN}} \leq 0.3\text{V}$, $f = 0$, inputs static	All speeds		80	mA

Notes:

14. Overshoot: $V_{\text{IH}}(\text{AC}) < V_{\text{DD}} + 1.5\text{V}$ (Pulse width less than $t_{\text{CYC}}/2$), undershoot: $V_{\text{IL}}(\text{AC}) > -2\text{V}$ (Pulse width less than $t_{\text{CYC}}/2$).


15. $T_{\text{Power-up}}$: Assumes a linear ramp from 0V to $V_{\text{DD}}(\text{min.})$ within 200 ms. During this time $V_{\text{IH}} \leq V_{\text{DD}}$ and $V_{\text{DDQ}} \leq V_{\text{DD}}$.

Thermal Resistance^[16]

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	31	45	46	$^{\circ}\text{C}/\text{W}$
Θ_{JC}	Thermal Resistance (Junction to Case)		6	7	3	$^{\circ}\text{C}/\text{W}$

Capacitance^[16]

Parameter	Description	Test Conditions	TQFP Package	BGA Package	fBGA Package	Unit
C_{IN}	Input Capacitance	$T_A = 25^{\circ}\text{C}$, $f = 1 \text{ MHz}$, $V_{DD} / V_{DDQ} = 2.5\text{V}$	5	8	9	pF
C_{CLK}	Clock Input Capacitance		5	8	9	pF
$C_{I/O}$	Input/Output Capacitance		5	8	9	pF

AC Test Loads and Waveforms
2.5V I/O Test Load

Switching Characteristics Over the Operating Range^[21, 22]

Parameter	Description	133 MHz		100 MHz		Unit
		Min.	Max.	Min.	Max.	
t_{POWER}	V_{DD} (Typical) to the first Access ^[17]	1		1		ms
Clock						
t_{CYC}	Clock Cycle Time	7.5		10		ns
t_{CH}	Clock HIGH	2.1		2.5		ns
t_{CL}	Clock LOW	2.1		2.5		ns
Output Times						
t_{CDV}	Data Output Valid After CLK Rise		6.5		8.5	ns
t_{DOH}	Data Output Hold After CLK Rise	2.0		2.0		ns
t_{CLZ}	Clock to Low-Z ^[18, 19, 20]	2.0		2.0		ns
t_{CHZ}	Clock to High-Z ^[18, 19, 20]	0	4.0	0	5.0	ns
t_{OEV}	OE LOW to Output Valid		3.2		3.8	ns
t_{OELZ}	OE LOW to Output Low-Z ^[18, 19, 20]	0		0		ns
t_{OEHZ}	OE HIGH to Output High-Z ^[18, 19, 20]		4.0		5.0	ns
Set-up Times						
t_{AS}	Address Set-up Before CLK Rise	1.5		1.5		ns
t_{ADS}	ADSP, ADSC Set-up Before CLK Rise	1.5		1.5		ns

Notes:


16. Tested initially and after any design or process change that may affect these parameters.
17. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD} (minimum) initially, before a read or write operation can be initiated.
18. t_{CHZ} , t_{CLZ} , t_{OELZ} , and t_{OEHZ} are specified with AC Test conditions shown in part (b) of AC Test Loads. Transition is measured $\pm 200 \text{ mV}$ from steady-state voltage.
19. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions
20. This parameter is sampled and not 100% tested.
21. Timing reference level is 1.25V.
22. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

Switching Characteristics Over the Operating Range (continued)^[21, 22]

Parameter	Description	133 MHz		100 MHz		Unit
		Min.	Max.	Min.	Max.	
t_{ADVS}	ADV Set-up Before CLK Rise	1.5		1.5		ns
t_{WES}	GW, BWE, $BW_{[A:D]}$ Set-up Before CLK Rise	1.5		1.5		ns
t_{DS}	Data Input Set-up Before CLK Rise	1.5		1.5		ns
t_{CES}	Chip Enable Set-up	1.5		1.5		ns
Hold Times						
t_{AH}	Address Hold After CLK Rise	0.5		0.5		ns
t_{ADH}	ADSP, ADSC Hold After CLK Rise	0.5		0.5		ns
t_{WEH}	GW, BWE, $BW_{[A:D]}$ Hold After CLK Rise	0.5		0.5		ns
t_{ADVH}	ADV Hold After CLK Rise	0.5		0.5		ns
t_{DH}	Data Input Hold After CLK Rise	0.5		0.5		ns
t_{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5		ns


Timing Diagrams

Read Cycle Timing^[23]




Note:

23. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.


Timing Diagrams (continued)
Write Cycle Timing^[23, 24]

Note:

24. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and $\overline{BW_x}$ LOW.

Timing Diagrams (continued)

 Read/Write Cycle Timing^[23, 25, 26]

Notes:

25. The data bus (Q) remains in high-Z following a Write cycle, unless a new read access is initiated by \overline{ADSP} or \overline{ADSC} .
 26. GW is HIGH.

Timing Diagrams (continued)
ZZ Mode Timing^[28, 29]

Ordering Information

Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
133	CY7C1381DV25-133AXC CY7C1383DV25-133AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1381DV25-133BGC CY7C1383DV25-133BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1381DV25-133BZC CY7C1383DV25-133BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
	CY7C1381DV25-133BGXC CY7C1383DV25-133BGXC	BG119	Lead-Free 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1381DV25-133BZXC CY7C1383DV25-133BZXC	BB165D	Lead-Free 165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
100	CY7C1381DV25-100AXC CY7C1383DV25-100AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Commercial
	CY7C1381DV25-100BGC	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1383DV25-100BGC			
	CY7C1381DV25-100BZC	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
	CY7C1383DV25-100BZC			
	CY7C1381DV25-100BGXC CY7C1383DV25-100BGXC	BG119	Lead-Free 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1381DV25-100BZXC CY7C1383DV25-100BZXC	BB165D	Lead-Free 165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
	CY7C1381DV25-100AXI CY7C1383DV25-100AXI	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x 1.4mm) 3 Chip Enables	Industrial

Notes:

28Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device.
29DQs are in high-Z when exiting ZZ sleep mode.




Ordering Information (continued)


Speed (MHz)	Ordering Code	Package Name	Part and Package Type	Operating Range
100	CY7C1381DV25-100BGI	BG119	119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	-40°C to 85°C T _J max = 150°C Lead-Free
	CY7C1383DV25-100BGI			
	CY7C1381DV25-100BZI	BB165D	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
	CY7C1383DV25-100BZI			
	CY7C1381DV25-100BGXI	BG119	Lead-Free 119-ball (14 x 22 x 2.4 mm) BGA 3 Chip Enables and JTAG	
	CY7C1383DV25-100BGXI			
	CY7C1381DV25-100BZXI	BB165D	Lead-Free 165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4mm) 3 Chip Enables and JTAG	
	CY7C1383DV25-100BZXI			

Shaded areas contain advance information. Please contact your local sales representative for availability of these parts. Lead-free BG packages (Ordering Code: BGX) will be available in 2005.


Package Diagrams

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101



Package Diagrams (continued)
119-Lead PBGA (14 x 22 x 2.4 mm) BG119


51-85115-*B

Package Diagrams (continued)
165 FBGA 13 x 15 x 1.40 MM BB165D


i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. PowerPC is a trademark of IBM Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

Document Title: CY7C1381DV25/CY7C1383DV2518-Mbit (512K x 36/1M x 18) Flow-Through SRAM Document Number: 38-05547				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	254518	See ECN	RKF	New data sheet
*A	288531	See ECN	SYT	Edited description under "IEEE 1149.1 Serial Boundary Scan (JTAG)" for non-compliance with 1149.1 Removed 117Mhz Speed Bin Added lead-free information for 100-Pin TQFP , 119 BGA and 165 FBGA Packages Added comment of 'Lead-free BG packages availability' below the Ordering Information