

MOSFET - N-Channel, POWERTRENCH®

80 V, 80 A, 4.5 mΩ

FDMS86368-F085

Features

- Typical $R_{DS(on)} = 3.7 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)}$ = 57 nC at V_{GS} = 10 V, I_D = 80 A
- UIS Capability
- AEC-Q101 Qualified
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems

MOSFET MAXIMUM RATINGS (T_J = 25°C, Unless otherwise specified)


Symbol	Parameter	Ratings	Unit
V _{DSS}	Drain to Source Voltage	80	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current (T _C = 25°C) Continuous (V _{GS} = 10 V) (Note 1) Pulsed	80 (see Fig. 124)	Α
E _{AS}	Single Pulse Avalanche Energy (Note 2)	82	mJ
P _D	Power Dissipation Derate above 25°C	214 1.43	W W/°C
T _J , T _{STG}	Operating and Storage Temperature	–55 to +175	°C
$R_{ heta JC}$	Thermal Resistance (Junction to case)	0.7	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance (Junction to Ambient) (Note 3)	50	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Current is limited by bondwire configuration.
- 2. Starting T_J = 25°C, \dot{L} = 40 μ H, I_{AS} = $\dot{6}$ 4 A, V_{DD} = 80 V during inductor charging and V_{DD} = 0 V during time in avalanche.
- 3. $R_{\theta,JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	4.5 mΩ @ 10 V	80 A

ELECTRICAL CONNECTION



N-Channel MOSFET



MARKING DIAGRAM



A = Assembly Location
Y = Year
WW = Work Week
WL = Assembly Lot
FDMS = Device Code
86368 = Device Code

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMS86368-F085	DFNW8 (Power56) (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)


Symbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Units
OFF CHAR	ACTERISTICS				•	•	
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		80			V
I _{DSS} Drain-to-Source Leakage Current		V _{DS} = 80 V, V _{GS} = 0 V, T _J = 25°C				1	μΑ
		V _{DS} = 80 V, V _{GS} = 0 V, T _J = 175°C (Note 4)				1	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V				±100	nA
ON CHARA	ACTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$		2.0	3.0	4.0	V
R _{DS(on)}	Drain to Source On Resistance	I _D = 80 A, V _{GS} = 10 V, T _J = 25°C			3.7	4.5	mΩ
		I _D = 80 A, V _{GS} = 10 V, T _J = 175°C (Note 4)			7.4	9.0	1
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz			4350		pF
C _{oss}	Output Capacitance				636		
C _{rss}	Reverse Transfer Capacitance				20		
R_g	Gate Resistance	f = 1 MHz			2.5		Ω
Q _{g(ToT)}	Total Gate Charge	V _{GS} = 0 V to 10 V	V _{DD} = 64 V, I _D = 80 A		57	75	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 V to 2 V			8		
Q_{gs}	Gate-to-Source Gate Charge				23		
Q_{gd}	Gate-to-Drain "Miller" Charge				11		
SWITCHIN	G CHARACTERISTICS						
t _{on}	Turn-On Time	$V_{DD} = 40 \text{ V}, I_D = 80 \text{ A},$	V_{GS} = 10V, R_{GEN} = 6 Ω			60	ns
t _{d(on)}	Turn-On Delay				23		
t _r	Rise Time				22		
t _{d(off)}	Turn-Off Delay	1			32		
t _f	Fall Time				13		
t _{off}	Turn-Off Time					59	
DRAIN-SC	URCE DIODE CHARACTERISTI	cs					
V _{SD}	Source-to-Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V I _{SD} = 40 A, V _{GS} = 0 V				1.25 1.2	V
t rr	Reverse-Recovery Time	$I_F = 80 \text{ A}, \Delta I_{SD}/\Delta t = 100 \text{ A}/\mu s, V_{DD} = 64 \text{ V}$			58	75	ns
Q _{rr}	Reverse-Recovery Charge				49	67	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE

4. The maximum value is specified by design at $T_J = 175^{\circ}C$. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



200 **Current Limited** $V_{GS} = 10 V$ 175 by Package ID, DRAIN CURRENT (A) 150 Current Limited by Silicon 125 100 75 50 25 0 50 25 75 100 125 150 175 200 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Saturation Characteristics



NOTE: Refer to **onsemi** Application Notes

AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 10. Saturation Characteristics




Figure 11. R_{DS(on)} vs. Gate Voltage




Figure 12. Normalized R_{DS(on)} vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage






Figure 16. Gate Charge vs. Gate to Source Voltage

PACKAGE DIMENSIONS

DFNW8 5.2x6.3, 1.27PCASE 507AU ISSUE A



BOTTOM VIEW



LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRIMD.

DIM	MILLIMETERS			
Div	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	1	ı	0.05	
A2	0.65	0.75	0.85	
A3	0.30 REF			
b	0.47	0.52	0.57	
b1	0.13	0.18	0.23	
b2	(0.54)			
D	5.00	5.10	5.20	
D1	4.80	4.90	5.00	
D2	3.72	3.82	3.92	
Е	6.20	6.30	6.40	
E1	5.70	5.80	5.90	
E2	3.38	3.48	3.58	
E3	0.30 REF			
E4	0.45 REF			
е	1.27 BSC			
e/2	0.635BSC			
k	1.30	1.40	1.50	
١	0.64	0.74	0.84	
z	0.24	0.29	0.34	
z1	(0.28)			
θ	0°		12°	

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative